{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T19:19:35Z","timestamp":1721157575522},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,5,25]]},"DOI":"10.1587\/elex.18.20210130","type":"journal-article","created":{"date-parts":[[2021,4,8]],"date-time":"2021-04-08T22:48:21Z","timestamp":1617922101000},"page":"20210130-20210130","source":"Crossref","is-referenced-by-count":1,"title":["A quadrature LO-generator using an external single-ended clock receiver for dual-band WLAN applications"],"prefix":"10.1587","volume":"18","author":[{"given":"Tian","family":"Tian","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui-qun","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. Guermandi, <i>et al.<\/i>: \u201cA 0.83-2.5-GHz continuously tunable quadrature VCO,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2620 (DOI: 10.1109\/JSSC.2005.857427).","DOI":"10.1109\/JSSC.2005.857427"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Huang, <i>et al.<\/i>: \u201cA frequency synthesizer with optimally coupled QVCO and harmonic-rejection SSBmixer for multi-standard wireless receiver,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1307 (DOI: 10.1109\/JSSC.2011.2124970).","DOI":"10.1109\/JSSC.2011.2124970"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M.M. Bajestan, <i>et al.<\/i>: \u201cA low phase-noise wide tuning-range quadrature oscillator using a transformer-based dual-resonance ring,\u201d IEEE Trans. Microw. Theory Techn. <b>63<\/b> (2015) 1142 (DOI: 10.1109\/TMTT.2015.2409252).","DOI":"10.1109\/TMTT.2015.2409252"},{"key":"4","unstructured":"[4] M.A. Arasu, <i>et al.<\/i>: \u201cA 2.4-GHz CMOS RF front-end for wireless sensor network applications,\u201d IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (2006) (DOI: 10.1109\/RFIC.2006.1651177)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Kaukovuori, <i>et al.<\/i>: \u201cAnalysis and design of passive polyphase filters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 3023 (DOI: 10.1109\/TCSI.2008.917990).","DOI":"10.1109\/TCSI.2008.917990"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Kim, <i>et al.<\/i>: \u201cA low power 2.4 GHz quadrature local oscillator buffer for Bluetooth low energy applications,\u201d 2017 International SoC Design Conference (ISOCC) (2017) 242 (DOI: 10.1109\/ISOCC.2017.8368874).","DOI":"10.1109\/ISOCC.2017.8368874"},{"key":"7","unstructured":"[7] K. Kwon, <i>et al.<\/i>: \u201cA 5.8 GHz integrated CMOS dedicated short range communication transceiver for the Korea\/Japan electronic toll collection system,\u201d IEEE Trans. Microw. Theory Techn. (2010) 1 (DOI: 10.1109\/TMTT.2010.2077891)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P. Kinget, <i>et al.<\/i>: \u201cAn injection-locking scheme for precision quadrature generation,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 845 (DOI: 10.1109\/JSSC.2002.1015681).","DOI":"10.1109\/JSSC.2002.1015681"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] W. Zou, <i>et al.<\/i>: \u201cA wideband low-jitter PLL with an optimized Ring-VCO,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20190703 (DOI: 10.1587\/elex.17.20190703).","DOI":"10.1587\/elex.17.20190703"},{"key":"10","unstructured":"[10] M. Simon, <i>et al.<\/i>: \u201cAn 802.11a\/b\/g RF transceiver in an SoC,\u201d ISSCC Dig. Tech. Papers (2007) 562 (DOI: 10.1109\/ISSCC.2007.373544)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Chandrashekar, <i>et al.<\/i>: \u201cA 32nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management,\u201d ISSCC Dig. Tech. Papers (2012) 352 (DOI: 10.1109\/ISSCC.2012.6177048).","DOI":"10.1109\/ISSCC.2012.6177048"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Choi, <i>et al.<\/i>: \u201cA 0.46-2.1 GHz spurious and oscillator-pulling free LO generator for cellular NB-IoT transmitter with 23 dBm integrated PAs in 28nm CMOS,\u201d Proc. IEEE A-SSCC (2018) 299 (DOI: 10.1109\/ASSCC.2018.8579320).","DOI":"10.1109\/ASSCC.2018.8579320"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Poobuapheun, <i>et al.<\/i>: \u201cA 1.5-V 0.7-2.5-GHz CMOS quadrature demodulator for multiband direct-conversion receivers,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1669 (DOI: 10.1109\/JSSC.2007.900294).","DOI":"10.1109\/JSSC.2007.900294"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J.W. Poulton, <i>et al.<\/i>: \u201cA 1.17-pJ\/b, 25-Gb\/s\/pin ground-referenced single-ended serial link for off- and on-package communication using a process- and temperature-adaptive voltage regulator,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 43 (DOI: 10.1109\/JSSC.2018.2875092).","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Z. Wang, <i>et al.<\/i>: \u201cA holistic modeling and analysis of optical-electrical interfaces for inter\/intra-chip interconnects,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 2462 (DOI: 10.1109\/TVLSI.2015.2511065).","DOI":"10.1109\/TVLSI.2015.2511065"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] G.-S. Byun, <i>et al.<\/i>: \u201cAn energy-efficient and high-speed mobile memory I\/O interface using simultaneous bi-directional dual (base+RF)-band signaling,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 117 (DOI: 10.1109\/JSSC.2011.2164709).","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S.-M. Lee, <i>et al.<\/i>: \u201cA single-ended parallel transceiver with four-bit four-wire four-level balanced coding for the point-to-point DRAM interface,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1890 (DOI: 10.1109\/JSSC.2016.2559512).","DOI":"10.1109\/JSSC.2016.2559512"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] T. Shi, <i>et al.<\/i>: \u201cA blocker-resilient receiver with second-order impedance mapping for NB-IoT applications,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200281 (DOI: 10.1587\/elex.17.20200281).","DOI":"10.1587\/elex.17.20200281"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Chai, <i>et al.<\/i>: \u201cDesign of a 60-GHz receiver front-end with broadband matching techniques in 65-nm CMOS,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180935 (DOI: 10.1587\/elex.15.20180935).","DOI":"10.1587\/elex.15.20180935"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J.W. Poulton, <i>et al.<\/i>: \u201cA 0.54 pJ\/b 20 Gb\/s ground-referenced single-ended short-reach serial link in 28 nm CMOS for advanced packaging applications,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3206 (DOI: 10.1109\/JSSC.2013.2279053).","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Z. Lin, <i>et al.<\/i>: \u201cA 0.14-mm<sup>2<\/sup> 1.4-mW 59.4-dB-SFDR 2.4-GHz ZigBee\/WPAN receiver exploiting a \u201csplit-LNTA + 50% LO\u201d topology in 65-nm CMOS,\u201d IEEE Trans. Microw. Theory Techn. <b>62<\/b> (2014) 1525 (DOI: 10.1109\/TMTT.2014.2324531).","DOI":"10.1109\/TMTT.2014.2324531"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Mirzaei, <i>et al.<\/i>: \u201cAnalysis and optimization of direct-conversion receivers with 25% duty-cycle current-driven passive mixers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 2353 (DOI: 10.1109\/TCSI.2010.2043014).","DOI":"10.1109\/TCSI.2010.2043014"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Collados, <i>et al.<\/i>: \u201cA low-current digitally predistorted direct-conversion transmitter with 25% duty-cycle passive mixer,\u201d IEEE Trans. Microw. Theory Techn. <b>62<\/b> (2014) 726 (DOI: 10.1109\/TMTT.2014.2309559).","DOI":"10.1109\/TMTT.2014.2309559"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Kim: \u201cStatistical analysis for pattern-dependent simultaneous switching outputs (SSO) of parallel single-ended buffers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 156 (DOI: 10.1109\/TCSI.2016.2611009).","DOI":"10.1109\/TCSI.2016.2611009"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Kim, <i>et al.<\/i>: \u201cAnalytical probability density calculation for step pulse response of a single-ended buffer with arbitrary power-supply voltage fluctuations,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2022 (DOI: 10.1109\/TCSI.2013.2295933).","DOI":"10.1109\/TCSI.2013.2295933"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] B. Bae, <i>et al.<\/i>: \u201cModeling and measurement of power supply noise effects on an analog-to-digital converter based on a chip-PCB hierarchical power distribution network analysis,\u201d ITElC <b>55<\/b> (2013) 1260 (DOI: 10.1109\/TEMC.2013.2250506).","DOI":"10.1109\/TEMC.2013.2250506"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] K.-S. Ha, <i>et al.<\/i>: \u201cA 0.13-\u00b5m CMOS 6 Gb\/s\/pin memory transceiver using pseudo-differential signaling for removing common-mode noise due to SSN,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3146 (DOI: 10.1109\/JSSC.2009.2031527).","DOI":"10.1109\/JSSC.2009.2031527"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] R. Senthinathan, <i>et al.<\/i>: \u201cReference plane parasitics modeling and their contribution to the power and ground path \u201ceffective\u201d inductance as seen by the output drivers,\u201d IEEE Trans. Microw. Theory Techn. <b>42<\/b> (1994) 1765 (DOI: 10.1109\/22.310586).","DOI":"10.1109\/22.310586"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] P.-S. Wei, <i>et al.<\/i>: \u201cAn electromagnetic bandgap structure integrated with RF LNA using integrated fan-out wafer-level package for gigahertz noise suppression,\u201d IEEE Trans. Microw. Theory Techn. <b>66<\/b> (2018) 5482 (DOI: 10.1109\/TMTT.2018.2874254).","DOI":"10.1109\/TMTT.2018.2874254"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] B. Razavi, <i>et al.<\/i>: \u201cDesign of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 101 (DOI: 10.1109\/4.341736).","DOI":"10.1109\/4.341736"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/10\/18_18.20210130\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T06:16:13Z","timestamp":1623219373000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/10\/18_18.20210130\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210130","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,25]]}}}