{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T08:51:38Z","timestamp":1768035098521,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,6,10]]},"DOI":"10.1587\/elex.18.20210171","type":"journal-article","created":{"date-parts":[[2021,5,19]],"date-time":"2021-05-19T22:12:10Z","timestamp":1621462330000},"page":"20210171-20210171","source":"Crossref","is-referenced-by-count":11,"title":["A 14bit 500MS\/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS"],"prefix":"10.1587","volume":"18","author":[{"given":"Mingliang","family":"Chen","sequence":"first","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keke","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yupeng","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiarui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faxin","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Chen, <i>et al.<\/i>: \u201cA wide-band input buffer for 3GS\/s 12bit time-interleaved ADC,\u201d IEEE International Conference on Solid-State and Integrated Circuit Technology (2016) (DOI: 10.1109\/ICSICT.2016.7998771).","DOI":"10.1109\/ICSICT.2016.7998771"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P.C.S. Scholtens, <i>et al.<\/i>: \u201cA 6-b 1.6-Gsamples\/s flash ADC in 0.18-\u00b5m CMOS using averaging termination,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 1599 (DOI: 10.1109\/JSSC.2002.804334).","DOI":"10.1109\/JSSC.2002.804334"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C.-Y. Chen, <i>et al.<\/i>: \u201cA low power 6-bit flash ADC with reference voltage and common-mode calibration,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1041 (DOI: 10.1109\/JSSC.2009.2014701).","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Shahramian, <i>et al.<\/i>: \u201cA 35-GS\/s, 4-bit flash ADC with active data and clock distribution trees,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1709 (DOI: 10.1109\/JSSC.2009.2020657).","DOI":"10.1109\/JSSC.2009.2020657"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A.G.W. Venes, <i>et al.<\/i>: \u201cAn 80-MHz, 80-mW, 8-b CMOS folding A\/D converter with distributed track-and-hold preprocessing,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1846 (DOI: 10.1109\/4.545804).","DOI":"10.1109\/4.545804"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R.C.Taft, <i>et al.<\/i>: \u201cA 1.8 V 1.0 GS\/s 10b self-calibrating unified-folding-interpolation ADC with 9.1 ENOB at Nyquist frequency,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3294 (DOI: 10.1109\/JSSC.2009.2032634).","DOI":"10.1109\/JSSC.2009.2032634"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J.V. Valburg, <i>et al.<\/i>: \u201cAn 8-b 650-MHz folding ADC,\u201d IEEE J. Solid-State Circuits <b>27<\/b> (1992) 1662-1666 (DOI: 10.1109\/4.173091).","DOI":"10.1109\/4.173091"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Doris, <i>et al.<\/i>: \u201cA 480 mW 2.6 GS\/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2821 (DOI: 10.1109\/JSSC.2011.2164961).","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Miki, <i>et al.<\/i>: \u201cA 4.2 mW 50 MS\/s 13 bit CMOS SAR ADC with SNR and SFDR enhancement techniques,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1372 (DOI: 10.1109\/JSSC.2015.2417803).","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Fang, <i>et al.<\/i>: \u201cA 5-GS\/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1673 (DOI: 10.1109\/TCSI.2017.2661481).","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C.C. Lee, <i>et al.<\/i>: \u201cA 14b 23MS\/s 48mW resetting \u03a3\u0394 ADC with 87dB SFDR 11.7b ENOB &amp; 0.5mm<sup>2<\/sup> area,\u201d IEEE Symposium on VLSI Circuits (2008) (DOI: 10.1109\/VLSIC.2008.4585999).","DOI":"10.1109\/VLSIC.2008.4585999"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Ryckaert, <i>et al.<\/i>: \u201cA 2.4GHz 40mW 40dB SNDR\/62dB SFDR 60MHz bandwidth mirrored-image RF bandpass \u03a3\u0394 ADC in 90nm CMOS,\u201d IEEE Asian Solid-State Circuits Conference (2008) (DOI: 10.1109\/ASSCC.2008.4708802).","DOI":"10.1109\/ASSCC.2008.4708802"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] G. Mitteregger, <i>et al.<\/i>: \u201cA 20-mW 640-MHz CMOS continuous-time \u03a3\u0394 ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2641 (DOI: 10.1109\/JSSC.2006.884332).","DOI":"10.1109\/JSSC.2006.884332"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] W. Ke, <i>et al.<\/i>: \u201cA 14-bit 100 MS\/s SHA-less pipelined ADC with 89 dB SFDR and 74.5 dB SNR,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150070 (DOI: 10.1587\/elex.12.20150070).","DOI":"10.1587\/elex.12.20150070"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Panigada, <i>et al.<\/i>: \u201cA 130 mW 100 MS\/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3314 (DOI: 10.1109\/JSSC.2009.2032637).","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C.-Y. Chen, <i>et al.<\/i>: \u201cA 12-bit 3 GS\/s pipeline ADC with 0.4 mm<sup>2<\/sup> and 500 mW in 40 nm digital CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1013 (DOI: 10.1109\/JSSC.2012.2185192).","DOI":"10.1109\/JSSC.2012.2185192"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Zhang, <i>et al.<\/i>: \u201cA 14-bit 500-MS\/s SHA-less pipelined ADC in 65nm CMOS technology for wireless receiver,\u201d International Conference on Circuits, System and Simulation (2018) (DOI: 10.1109\/CIRSYSSIM.2018.8525871).","DOI":"10.1109\/CIRSYSSIM.2018.8525871"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. James <i>et al.<\/i>: \u201cMitigating aperture error in pipelined ADCs without a front-end sample-and-hold amplifier,\u201d International Conference on VLSI Design and International Conference on Embedded Systems (2018) (DOI: 10.1109\/VLSID.2018.29).","DOI":"10.1109\/VLSID.2018.29"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.N. Karanicolas, <i>et al.<\/i>: \u201cA 15-b 1-Msample\/s digitally self-calibrated pipeline ADC,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 1207 (DOI: 10.1109\/4.261994).","DOI":"10.1109\/4.261994"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Z. Wu, <i>et al.<\/i>: \u201cAn ADC input buffer with optimized linearity,\u201d IEEE International Conference on Solid-State and Integrated Circuit Technology (2018) (DOI: 10.1109\/ICSICT.2018.8564827).","DOI":"10.1109\/ICSICT.2018.8564827"},{"key":"21","unstructured":"[21] K. Hadidi, <i>et al.<\/i>: \u201cA highly linear cascode-driver CMOS source-follower buffer,\u201d IEEE International Conference on Electronics, Circuits, and Systems (1996) (DOI: 10.1109\/ICECS.1996.584657)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] I. Ahmed, <i>et al.<\/i>: \u201cA capacitive charge pump based low power pipelined ADC,\u201d Analog Circuits &amp; Signal Processing (2010) 163 (DOI: 10.1007\/978-90-481-8652-5_9).","DOI":"10.1007\/978-90-481-8652-5_9"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] W.-C. Song, <i>et al.<\/i>: \u201cA 10-b 20-Msample\/s low-power CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 514 (DOI: 10.1109\/4.384164).","DOI":"10.1109\/4.384164"},{"key":"24","unstructured":"[24] B. Razavi: <i>Design of Analog CMOS Integrated Circuits<\/i> (McGraw-Hill, New York, 2017) 2nd ed. 173."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] B. Hershberg, <i>et al.<\/i>: \u201cA 3.2GS\/s 10 ENOB 61mW ringamp ADC in 16nm with background monitoring of distortion,\u201d IEEE International Solid-State Circuits Conference (2019) (DOI: 10.1109\/ISSCC.2019.8662290).","DOI":"10.1109\/ISSCC.2019.8662290"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A.M.A. Ali, <i>et al.<\/i>: \u201cA 14 bit 1 GS\/s RF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2857 (DOI: 10.1109\/JSSC.2014.2361339).","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] C. Wang, <i>et al.<\/i>: \u201cA 14-bit 250MS\/s low-power pipeline ADC with aperture error eliminating technique,\u201d IEEE International Symposium on Circuits and Systems (2018) (DOI: 10.1109\/ISCAS.2018.8351100).","DOI":"10.1109\/ISCAS.2018.8351100"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Devarajan, <i>et al.<\/i>: \u201cA 12-b 10-GS\/s interleaved pipeline ADC in 28-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3204 (DOI: 10.1109\/JSSC.2017.2747758).","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M. Brandolini, <i>et al.<\/i>: \u201cA 5 GS\/s 150 mW 10 b SHA-less pipelined\/SAR hybrid ADC for direct-sampling systems in 28 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2922 (DOI: 10.1109\/jssc.2015.2464684).","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Ni, <i>et al.<\/i>: \u201cA 12bit 800MS\/s time-interleaving pipeline ADC in 65nm CMOS,\u201d IEEE International Conference on Electron Devices and Solid-State Circuits Digest of Technical Papers (2016) (DOI: 10.1109\/EDSSC.2016.7785290).","DOI":"10.1109\/EDSSC.2016.7785290"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Z.K. Zhou, <i>et al.<\/i>: \u201cA 12 bit 120 MS\/s SHA-less pipeline ADC with capacitor mismatch error calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180481 (DOI: 10.1587\/elex.15.20180481).","DOI":"10.1587\/elex.15.20180481"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] X.B. Chen, <i>et al.<\/i>: \u201cA 14 bit 500 MS\/s SHA-less pipelined ADC with a high linear input buffer and power-efficient supply voltage domain arrangement in 40 nm CMOS,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190197 (DOI: 10.1587\/elex.16.20190197).","DOI":"10.1587\/elex.16.20190197"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/11\/18_18.20210171\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,10]],"date-time":"2021-06-10T05:37:37Z","timestamp":1623303457000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/11\/18_18.20210171\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,10]]},"references-count":32,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210171","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,10]]}}}