{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T04:13:56Z","timestamp":1784607236352,"version":"3.55.0"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,6,10]]},"DOI":"10.1587\/elex.18.20210204","type":"journal-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T22:06:40Z","timestamp":1621289200000},"page":"20210204-20210204","source":"Crossref","is-referenced-by-count":5,"title":["A 1.8-nW sub-1-V self-biased sub-bandgap reference for low-power systems"],"prefix":"10.1587","volume":"18","author":[{"given":"Jinlong","family":"Hu","sequence":"first","affiliation":[{"name":"Tianjini Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, College of Electronic Information and Optical Engineering, Nankai University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke","family":"Liang","sequence":"additional","affiliation":[{"name":"Engineering Research Center of Thin Film Optoelectronics Technology, Ministry of Education, Nankai University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin","family":"Wang","sequence":"additional","affiliation":[{"name":"Engineering Research Center of Thin Film Optoelectronics Technology, Ministry of Education, Nankai University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guofeng","family":"Li","sequence":"additional","affiliation":[{"name":"Tianjini Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, College of Electronic Information and Optical Engineering, Nankai University"},{"name":"Engineering Research Center of Thin Film Optoelectronics Technology, Ministry of Education, Nankai University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] I. Lee, <i>et al.<\/i>: \u201cA subthreshold voltage reference with scalable output voltage for low-power IoT systems,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1443 (DOI: 10.1109\/JSSC.2017.2654326).","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H. Jiang, <i>et al.<\/i>: \u201cA 0.4-V 0.93-nW\/kHz relaxation oscillator exploiting comparator temperature-dependent delay to achieve 94-ppm\/\u00b0C stability,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3004 (DOI: 10.1109\/JSSC.2018.2859834).","DOI":"10.1109\/JSSC.2018.2859834"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H. Xu, <i>et al.<\/i>: \u201cPico-ampere voltage references for IoT systems,\u201d IEEE International Symposium on Circuits and Systems <b>1<\/b> (2019) 1 (DOI: 10.1109\/ISCAS.2019.8702375).","DOI":"10.1109\/ISCAS.2019.8702375"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Q. Duan and J. Roh: \u201cA 1.2-V 4.2-ppm\/\u00b0C high-order curvature-compensated CMOS bandgap reference,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 662 (DOI: 10.1109\/TCSI.2014.2374832).","DOI":"10.1109\/TCSI.2014.2374832"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K.N. Leung and P.K.T. Mok: \u201cA sub-1-V 15-ppm\/\u00b0C CMOS bandgap voltage reference without requiring low threshold voltage device,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 526 (DOI: 10.1109\/4.991391).","DOI":"10.1109\/4.991391"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R.A. Zawawi and O. Sidek: \u201cA new curvature-corrected CMOS bandgap voltage reference,\u201d IEICE Electron. Express <b>9<\/b> (2012) 240 (DOI: 10.1587\/elex.9.240).","DOI":"10.1587\/elex.9.240"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C.M. Andreou, <i>et al.<\/i>: \u201cA novel wide-temperature-range, 3.9 ppm\/\u00b0C CMOS bandgap reference circuit,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 574 (DOI: 10.1109\/JSSC.2011.2173267).","DOI":"10.1109\/JSSC.2011.2173267"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Xu, <i>et al.<\/i>: \u201cA novel 0.84 ppm\/\u00b0C CMOS curvature-compensated bandgap with 1.2V supply voltage,\u201d International Journal of Electronics and Communications <b>91<\/b> (2018) 66 (DOI: 10.1016\/j.aeue.2018.05.001).","DOI":"10.1016\/j.aeue.2018.05.001"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] B. Ma and F. Yu: \u201cA novel 1.2-V 4.5-ppm\/\u00b0C curvature-compensated CMOS bandgap reference,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 1026 (DOI: 10.1109\/TCSI.2013.2286032).","DOI":"10.1109\/TCSI.2013.2286032"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Malcovati, <i>et al.<\/i>: \u201cCurvature-compensated BiCMOS bandgap with 1-V supply voltage,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 1076 (DOI: 10.1109\/4.933463).","DOI":"10.1109\/4.933463"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Li, <i>et al.<\/i>: \u201cA 1.2-V piecewise curvature-corrected bandgap reference in 0.5 \u00b5m CMOS process,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1118 (DOI: 10.1109\/TVLSI.2010.2045519).","DOI":"10.1109\/TVLSI.2010.2045519"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Huang, <i>et al.<\/i>: \u201cBiCMOS-based compensation: toward fully curvature-corrected bandgap reference circuits,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 1010 (DOI: 10.1109\/TCSI.2017.2736062).","DOI":"10.1109\/TCSI.2017.2736062"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Jiang, <i>et al.<\/i>: \u201cA 5.6 ppm\/\u00b0C temperature coefficient, 87-dB PSRR, sub-1-V voltage reference in 65-nm CMOS exploiting the zero-temperature-coefficient point,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 623 (DOI: 10.1109\/JSSC.2016.2627544).","DOI":"10.1109\/JSSC.2016.2627544"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] G.D. Vita, <i>et al.<\/i>: \u201cA sub-1-V, 10 ppm\/\u00b0C, nanopower voltage reference generator,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1536 (DOI: 10.1109\/JSSC.2007.899077).","DOI":"10.1109\/JSSC.2007.899077"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Ueno, <i>et al.<\/i>: \u201cA 300 nW, 15 ppm\/\u00b0C, 20 ppm\/V CMOS voltage reference circuit consisting of subthreshold MOSFETs,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2047 (DOI: 10.1109\/JSSC.2009.2021922).","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] L. Magnelli, <i>et al.<\/i>: \u201cA 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 465 (DOI: 10.1109\/JSSC.2010.2092997).","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Wang, <i>et al.<\/i>: \u201cA 0.45-V, 14.6-nW CMOS subthreshold voltage reference with no resistors and no BJTs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 621 (DOI: 10.1109\/TCSII.2015.2415292).","DOI":"10.1109\/TCSII.2015.2415292"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] N. Alhassan, <i>et al.<\/i>: \u201cAn all-MOSFET sub-1-V voltage reference with a -51-dB PSR up to 60 MHz,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 919 (DOI: 10.1109\/TVLSI.2016.2614438).","DOI":"10.1109\/TVLSI.2016.2614438"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. liang and Z. Zhu: \u201cA 0.6 V 31 nW 25 ppm\/\u00b0C MOSFET-only sub-threshold voltage reference,\u201d Microelectronics Journal <b>66<\/b> (2017) 25 (DOI: 10.1016\/j.mejo.2017.05.017).","DOI":"10.1016\/j.mejo.2017.05.017"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] N. Alhassan, <i>et al.<\/i>: \u201cAn all-MOSFET voltage reference with -50-dB PSR at 80 MHz for low-power SoC design,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 892 (DOI: 10.1109\/TCSII.2016.2614527).","DOI":"10.1109\/TCSII.2016.2614527"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S.S. Shailesh, <i>et al.<\/i>: \u201cDesign and implementation of a micro-power CMOS voltage reference circuit based on thermal compensation of Vgs,\u201d Microelectronics Journal <b>46<\/b> (2015) 36 (DOI: 10.1016\/j.mejo.2014.09.015).","DOI":"10.1016\/j.mejo.2014.09.015"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Chen and J. Guo: \u201cA 42nA IQ, 1.5-6V VIN, self-regulated CMOS voltage reference with -93dB PSR at 10 Hz for energy harvesting systems,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>1<\/b> (2021) 1 (DOI: 10.1109\/TCSII.2021.3058716).","DOI":"10.1109\/TCSII.2021.3058716"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Y. Zeng, <i>et al.<\/i>: \u201cA 12.8 nA and 7.2 ppm\/\u00b0C CMOS voltage reference without amplifier,\u201d IEICE Electron. Express <b>15<\/b> (2018) 3 (DOI: 10.1587\/elex.15.20171220).","DOI":"10.1587\/elex.15.20171220"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Xu, <i>et al.<\/i>: \u201cA 2.1-ppm\/\u00b0C all-MOSFET voltage reference with a 1.2-V supply voltage,\u201d IEICE Electron. Express <b>15<\/b> (2018) 23 (DOI: 10.1587\/elex.15.20180922).","DOI":"10.1587\/elex.15.20180922"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] X. Ming, <i>et al.<\/i>: \u201cA high-precision compensated CMOS bandgap voltage reference without resistors,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 767 (DOI: 10.1109\/TCSII.2010.2067770).","DOI":"10.1109\/TCSII.2010.2067770"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Z. Zhou, <i>et al.<\/i>: \u201cA resistorless low-power voltage reference,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 613 (DOI: 10.1109\/TCSII.2016.2530096).","DOI":"10.1109\/TCSII.2016.2530096"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] O. Yuji, <i>et al.<\/i>: \u201c1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1530 (DOI: 10.1109\/JSSC.2013.2252523).","DOI":"10.1109\/JSSC.2013.2252523"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Mu, <i>et al.<\/i>: \u201cA 58-ppm\/\u00b0C 40-nW BGR at supply from 0.5 V for energy harvesting IoT devices,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 752 (DOI: 10.1109\/TCSII.2016.2602875).","DOI":"10.1109\/TCSII.2016.2602875"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Z. Luo, <i>et al<\/i>.: \u201cA sub-1V 78-nA bandgap reference with curvature compensation,\u201d Microelectronics Journal <b>63<\/b> (2017) 35 (DOI: 10.1016\/j.mejo.2017.02.016).","DOI":"10.1016\/j.mejo.2017.02.016"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Ji, <i>et al.<\/i>: \u201cA 9.3 nW all-in-one bandgap voltage and current reference circuit,\u201d IEEE International Solid-State Circuits Conference (2017) 100 (DOI: 10.1109\/ISSCC.2017.7870280).","DOI":"10.1109\/ISSCC.2017.7870280"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] W. Huang, <i>et al<\/i>.: \u201cA sub-200nW all-in-one bandgap voltage and current reference without amplifiers,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>1<\/b> (2020) 1 (DOI: 10.1109\/TCSII.2020.3007195).","DOI":"10.1109\/TCSII.2020.3007195"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] E. Vittoz and J. Fellrath: \u201cCMOS analog integrated circuits based on weak inversion operations,\u201d IEEE J. Solid-State Circuits <b>12<\/b> (1997) 224 (DOI: 10.1109\/JSSC.1977.1050882).","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"33","unstructured":"[33] G.A. Rincon-Mora: <i>Voltage References from Diodes to Precision High-Order Bandgap Circuits<\/i> (Wiley Press, Piscataway, 2002)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/11\/18_18.20210204\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,10]],"date-time":"2021-06-10T05:25:42Z","timestamp":1623302742000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/11\/18_18.20210204\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,10]]},"references-count":33,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210204","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,10]]}}}