{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T00:14:23Z","timestamp":1715213663138},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,7,25]]},"DOI":"10.1587\/elex.18.20210208","type":"journal-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T22:06:37Z","timestamp":1624917997000},"page":"20210208-20210208","source":"Crossref","is-referenced-by-count":0,"title":["Area and energy-efficient buffer designs for NoC based on domain-wall memory"],"prefix":"10.1587","volume":"18","author":[{"given":"Jinzhi","family":"Lai","sequence":"first","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"},{"name":"School of Information Technology, Guangdong Industry Polytechnic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jueping","family":"Cai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruilian","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Computer Science &amp; Technology, Xi\u2019an University of Posts &amp; Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiao","family":"Guan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Hu, <i>et al.<\/i>: \u201cSystem-level buffer allocation for application-specific networks-on-chip router design,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>25<\/b> (2006) 2919 (DOI: 10.1109\/TCAD.2006.882474).","DOI":"10.1109\/TCAD.2006.882474"},{"key":"2","unstructured":"[2] P.V. Gratz, <i>et al.<\/i>: \u201cImplementation and evaluation of on-chip network architectures,\u201d 2006 International Conference on Computer Design (ICCD) (2006) 477 (DOI: 10.1109\/ICCD.2006.4380859)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] E.A. Shpiner, <i>et al.<\/i>: \u201cOn the capacity of bufferless networks-on-chip,\u201d IEEE Trans. Parallel Distrib. Syst. <b>26<\/b> (2015) 492 (DOI: 10.1109\/TPDS.2014.2310226).","DOI":"10.1109\/TPDS.2014.2310226"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] E. Morifuji, <i>et al.<\/i>: \u201cSupply and threshold-voltage trends for scaled logic and SRAM MOSFETs,\u201d IEEE Trans. Electron Devices <b>53<\/b> (2006) 1427 (DOI: 10.1109\/TED.2006.874752).","DOI":"10.1109\/TED.2006.874752"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Kao and H.J. Chao: \u201cDesign of a bufferless photonic clos Network-on-chip architecture,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 764 (DOI: 10.1109\/TC.2012.250).","DOI":"10.1109\/TC.2012.250"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] I. Seitanidis, <i>et al.<\/i>: \u201cElastiStore: flexible elastic buffering for virtual-channel-based networks on chip,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 3015 (DOI: 10.1109\/TVLSI.2014.2383442).","DOI":"10.1109\/TVLSI.2014.2383442"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Mittal, <i>et al.<\/i>: \u201cA survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches,\u201d IEEE Trans. Parallel Distrib. Syst. <b>26<\/b> (2015) 1524 (DOI: 10.1109\/TPDS.2014.2324563).","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Venkatesan, <i>et al.<\/i>: \u201cCache design with domain wall memory,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 1010 (DOI: 10.1109\/TC.2015.2506581).","DOI":"10.1109\/TC.2015.2506581"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Chung, <i>et al.<\/i>: \u201cExploiting serial access and asymmetric read\/write of domain wall memory for area and energy-efficient digital signal processor design,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 91 (DOI: 10.1109\/TCSI.2015.2497558).","DOI":"10.1109\/TCSI.2015.2497558"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Mao, <i>et al.<\/i>: \u201cAn energy-efficient GPGPU register file architecture using racetrack memory,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 1478 (DOI: 10.1109\/TC.2017.2690855).","DOI":"10.1109\/TC.2017.2690855"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] D. Kline, Jr., <i>et al.<\/i>: \u201cRacetrack queues for extremely low-energy FIFOs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1531 (DOI: 10.1109\/TVLSI.2018.2819945).","DOI":"10.1109\/TVLSI.2018.2819945"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y.M. Chee, <i>et al.<\/i>: \u201cCoding for racetrack memories,\u201d IEEE Trans. Inf. Theory <b>64<\/b> (2018) 7094 (DOI: 10.1109\/TIT.2018.2807480).","DOI":"10.1109\/TIT.2018.2807480"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.S.P. Parkin, <i>et al.<\/i>: \u201cMagnetic domain-wall racetrack memory,\u201d Science <b>320<\/b> (2008) 190 (DOI: 10.1126\/science.1145799).","DOI":"10.1126\/science.1145799"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] L. Thomas, <i>et al.<\/i>: \u201cRacetrack memory: a high-performance, low-cost, non-volatile memory based on magnetic domain walls,\u201d 2011 International Electron Devices Meeting (2011) 24.2.1 (DOI: 10.1109\/IEDM.2011.6131603).","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Parkin and S.-H. Yang: \u201cMemory on the racetrack,\u201d Nature Nanotechnology <b>10<\/b> (2015) 195 (DOI: 0.1038\/nnano.2015.41).","DOI":"10.1038\/nnano.2015.41"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Wang, <i>et al.<\/i>: \u201cProgrammable spintronics logic device based on a magnetic tunnel junction element,\u201d Journal of Applied Physics <b>97<\/b> (2005) 10D509 (DOI: 10.1063\/1.1857655).","DOI":"10.1063\/1.1857655"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Ranjan, <i>et al.<\/i>: \u201cDyReCTape: a dynamically reconfigurable cache using domain wall memory tapes,\u201d 2015 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2015) 181 (DOI: 10.7873\/DATE.2015.0838).","DOI":"10.7873\/DATE.2015.0838"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] E. Atoofian and A. Saghir: \u201cShift-aware racetrack memory,\u201d 2015 33rd IEEE International Conference on Computer Design (ICCD) (2015) 427 (DOI: 10.1109\/ICCD.2015.7357140).","DOI":"10.1109\/ICCD.2015.7357140"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Zhan, <i>et al.<\/i>: \u201cHybrid drowsy SRAM and STT-RAM buffer designs for dark-silicon-aware NoC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 3041 (DOI: 10.1109\/TVLSI.2016.2536747).","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Kuan and T. Adegbija: \u201cHALLS: an energy-efficient highly adaptable last level STT-RAM cache for multicore systems,\u201d IEEE Trans. Comput. <b>68<\/b> (2019) 1623 (DOI: 10.1109\/TC.2019.2918153).","DOI":"10.1109\/TC.2019.2918153"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Venkatesan, <i>et al.<\/i>: \u201cDWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes,\u201d 2013 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) 1825 (DOI: 10.7873\/DATE.2013.365).","DOI":"10.7873\/DATE.2013.365"},{"key":"22","unstructured":"[22] W. Dally and B. Towles: <i>Principles and Practices of Interconnection Networks<\/i> (Morgan Kaufmann, 2003)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Jiang, <i>et al.<\/i>: \u201cA detailed and flexible cycle-accurate network-on-chip simulator,\u201d 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2013) 86 (DOI: 10.1109\/ISPASS.2013.6557149).","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Dong, <i>et al.<\/i>: \u201cNVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>31<\/b> (2012) 994 (DOI: 10.1109\/TCAD.2012.2185930).","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"25","unstructured":"[25] C. Zhang, <i>et al.<\/i>: \u201cQuantitative modeling of racetrack memory, a tradeoff among area, performance, and power,\u201d The 20th Asia and South Pacific Design Automation Conference (ASP-DAC) (2015) 100 (DOI: 10.1109\/ASPDAC.2015.7058988)."},{"key":"26","unstructured":"[26] D.U. Becker: \u201cEfficient microarchitecture for network-on-chip routers,\u201d Ph.D Dissertation, Stanford University (2012)."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Jang, <i>et al.<\/i>: \u201cA hybrid buffer design with STT-MRAM for on-chip interconnects,\u201d 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip (2012) 193 (DOI: 10.1109\/NOCS.2012.30).","DOI":"10.1109\/NOCS.2012.30"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Hestness, <i>et al.<\/i>: \u201cNetrace: dependency-driven, trace-based net-work-on-chip simulation,\u201d Proceedings of the 3rd International Workshop on Network on Chip Architectures (NoCArc) (2010) 31 (DOI: 10.1145\/1921249.1921258).","DOI":"10.1145\/1921249.1921258"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C. Bienia, <i>et al.<\/i>: \u201cThe PARSEC benchmark suite: characterization and architectural implications,\u201d 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT) (2008) 72 (DOI: 10.1145\/1454115.1454128).","DOI":"10.1145\/1454115.1454128"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] N.L. Binkert, <i>et al.<\/i>: \u201cThe M5 simulator: modeling networked systems,\u201d IEEE Micro <b>26<\/b> (2006) 52 (DOI: 10.1109\/MM.2006.82).","DOI":"10.1109\/MM.2006.82"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/14\/18_18.20210208\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:28:58Z","timestamp":1715142538000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/14\/18_18.20210208\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,25]]},"references-count":30,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210208","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,25]]},"article-number":"18.20210208"}}