{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T00:14:05Z","timestamp":1715213645089},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,8,25]]},"DOI":"10.1587\/elex.18.20210248","type":"journal-article","created":{"date-parts":[[2021,7,19]],"date-time":"2021-07-19T22:06:57Z","timestamp":1626732417000},"page":"20210248-20210248","source":"Crossref","is-referenced-by-count":0,"title":["A novel SCA-resilience flip-flop design utilizing the current mode logic based on the three-independent-gate field effect transistors"],"prefix":"10.1587","volume":"18","author":[{"given":"Yuehui","family":"Li","sequence":"first","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"School of Information Science and Technology, Nantong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjiang","family":"Liu","sequence":"additional","affiliation":[{"name":"Information Engineering University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianzhao","family":"Xia","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"China Automotive Technology and Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Yang, <i>et al.<\/i>: \u201cCountering power analysis attacks by exploiting characteristics of multicore processors,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180084 (DOI: 10.1587\/elex.15.20180084).","DOI":"10.1587\/elex.15.20180084"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Makoto, <i>et al.<\/i>: \u201cProtecting cryptographic integrated circuits with side-channel information,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20162005 (DOI: 10.1587\/elex.14.20162005).","DOI":"10.1587\/elex.14.20162005"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P.C. Kocher: \u201cTiming attacks on implementations of diffie-hellman, rsa, dss, and other systems,\u201d Ann. Inf. Crypto. Conf. (1996) 104 (DOI: 10.1007\/3-540-68697-5_9).","DOI":"10.1007\/3-540-68697-5_9"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Giraud: \u201cAn rsa implementation resistant to fault attacks and to simple power analysis,\u201d IEEE Trans. Comput. <b>55<\/b> (2006) 1116 (DOI: 10.1109\/tc.2006.135).","DOI":"10.1109\/TC.2006.135"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. Wang, <i>et al.<\/i>: \u201cRidge-based dpa: improvement of differential power analysis for nanoscale chips,\u201d IEEE Trans. Inf. Forensics Security <b>13<\/b> (2017) 1301 (DOI: 10.1109\/tifs.2017.2787985).","DOI":"10.1109\/TIFS.2017.2787985"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Shan, <i>et al.<\/i>: \u201cEvaluation of correlation power analysis resistance and its application on asymmetric mask protected data encryption standard hardware,\u201d IEEE Trans. Instrum. Meas. <b>62<\/b> (2013) 2716 (DOI: 10.1109\/tim.2013.2259754).","DOI":"10.1109\/TIM.2013.2259754"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M.O. Choudary and M.G. Kuhn: \u201cEfficient, portable template attacks,\u201d IEEE Trans. Inf. Forensics Security <b>13<\/b> (2018) 490 (DOI: 10.1109\/tifs.2017.2757440).","DOI":"10.1109\/TIFS.2017.2757440"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Tiri and I. Verbauwhede: \u201cSecuring encryption algorithms against dpa at the logic level: next generation smart card technology,\u201d Int. Workshop Crypto. Hardw. Embedded Sys. (2003) 125 (DOI: 10.1007\/978-3-540-45238-6_11).","DOI":"10.1007\/978-3-540-45238-6_11"},{"key":"9","unstructured":"[9] K. Tiri and I. Verbauwhede: \u201cA logic level design methodology for a secure dpa resistant asic or fpga implementation,\u201d Des. Autom. Test Eur. Conf. (2004) (DOI: 10.1109\/date.2004.1268856)."},{"key":"10","unstructured":"[10] T. Popp and S. Mangard. \u201cImplementation aspects of the dpa-resistant logic style mdpl,\u201d IEEE Int. Symp. Cir. Syst. (2006) 2916 (DOI: 10.1109\/iscas.2006.1693234)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Moradi, <i>et al.<\/i>: \u201cMasked dual-rail precharge logic encounters state-of-the-art power analysis methods,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 1578 (DOI: 10.1109\/tvlsi.2011.2160375).","DOI":"10.1109\/TVLSI.2011.2160375"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Mcevoy, <i>et al.<\/i>: \u201cIsolated wddl: a hiding countermeasure for differential power analysis on fpgas,\u201d ACM Trans. Reconf. Tech. Syst. <b>2<\/b> (2009) 1 (DOI: 10.1145\/1502781.1502784).","DOI":"10.1145\/1502781.1502784"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Soares, <i>et al.<\/i>: \u201cEvaluating the robustness of secure triple track logic through prototyping,\u201d Symp. Integr. Cir. Syst. Des. (2008) 193 (DOI: 10.1145\/1404371.1404425).","DOI":"10.1145\/1404371.1404425"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Nassar, <i>et al.<\/i>: \u201cBcdl: a high speed balanced dpl for fpga with global precharge and no early evaluation,\u201d Des. Autom. Test Eur. Conf. Exhibit. (2010) 849 (DOI: 10.1109\/date.2010.5456932).","DOI":"10.1109\/DATE.2010.5456932"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Bucci, <i>et al.<\/i>: \u201cDelay-based dual-rail pre-charge logic,\u201d IEEE Int. Conf. Electron. Cir. Syst. (2009) 53 (DOI: 10.1109\/icecs.2009.5410921).","DOI":"10.1109\/ICECS.2009.5410921"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M. Bucci, <i>et al.<\/i>: \u201cA flip-flop for the dpa resistant three-phase dual-rail pre-charge logic family,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 2128 (DOI: 10.1109\/tvlsi.2011.2165862).","DOI":"10.1109\/TVLSI.2011.2165862"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H. Kim, <i>et al.<\/i>: \u201cMutual information analysis for three-phase dynamic current mode logic against side-channel attack,\u201d J. Etri <b>37<\/b> (2015) 584 (DOI: 10.4218\/etrij.15.0114.0297).","DOI":"10.4218\/etrij.15.0114.0297"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Bi, <i>et al.<\/i>: \u201cLeverage emerging technologies for dpa-resilient block cipher design,\u201d Des. Autom. Test Eur. Conf. Exhibit. (2016) 1538 (DOI: 10.3850\/9783981537079_0992).","DOI":"10.3850\/9783981537079_0992"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] I. Levi, <i>et al.<\/i>: \u201cA survey of the sensitivities of security oriented flip-flop circuits,\u201d IEEE Access <b>5<\/b> (2017) 24797 (DOI: 10.1109\/access.2017.2766243).","DOI":"10.1109\/ACCESS.2017.2766243"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Shen, <i>et al.<\/i>: \u201cDynamic current mode logic based flip-flop design for robust and low-power security integrated circuits,\u201d Electron. Lett. <b>53<\/b> (2017) 1236 (DOI: 10.1049\/el.2017.2415).","DOI":"10.1049\/el.2017.2415"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Y. Ishai, <i>et al.<\/i>: \u201cPrivate circuits: Securing hardware against probing attacks,\u201d Lect. Notes Comput. Sci. <b>2729<\/b> (2003) 463 (DOI: 10.1007\/978-3-540-45146-4_27).","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] E. Trichina, <i>et al.<\/i>: \u201cSimplified adaptive multiplicative masking for aes,\u201d Int. Workshop Crypto. Hardw. Embedded Syst. (2002) 187 (DOI: 10.1007\/3-540-36400-5_15).","DOI":"10.1007\/3-540-36400-5_15"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J.D. Goli\u0107 and R. Menicocci.: \u201cUniversal masking on logic gate level,\u201d Electron. Lett. <b>40<\/b> (2004) 526 (DOI: 10.1049\/el:20040385).","DOI":"10.1049\/el:20040385"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] T. Ichikawa, <i>et al.<\/i>: \u201cRandom switching logic: A new countermeasure against dpa and second-order dpa at the logic level,\u201d IEICE Trans. Fundamentals <b>E90-A<\/b> (2007) 160 (DOI: 10.1093\/ietfec\/e90-a.1.160).","DOI":"10.1093\/ietfec\/e90-a.1.160"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M. Alam, <i>et al.<\/i>: \u201cEffect of glitches against masked aes s-box implementation and countermeasure,\u201d IET Inf. Secur. <b>3<\/b> (2009) 34 (DOI: 10.1049\/iet-ifs:20080041).","DOI":"10.1049\/iet-ifs:20080041"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Bi, <i>et al.<\/i>: \u201cTunnel fet current mode logic for dpa-resilient circuit designs,\u201d IEEE Trans. Emerg. Topics Comput. Intell. <b>5<\/b> (2017) 340 (DOI: 10.1109\/tetc.2016.2559159).","DOI":"10.1109\/TETC.2016.2559159"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Bi, <i>et al.<\/i>: \u201cEmerging technology-based design of primitives for hardware security,\u201d ACM J. Emerg. Tech. Comput. Syst. <b>13<\/b> (2016) 1 (DOI: 10.1145\/2816818).","DOI":"10.1145\/2816818"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Tang, <i>et al.<\/i>: \u201cTSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs,\u201d IEEE Int. Sym. Cir. Syst. (2014) 1660 (DOI: 10.1109\/iscas.2014.6865471).","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M.M. Sharifi, <i>et al.<\/i>: \u201cA novel TIGFET-based DFF design for improved resilience to power side-channel attacks,\u201d Des., Auto. Test Eur. Conf. Exhibit. (2020) 1 (DOI: 10.23919\/date48585.2020.9116554).","DOI":"10.23919\/DATE48585.2020.9116554"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Romero-Gonzalez and P.-E. Gaillardon: \u201cBcb evaluation of high-performance and low-leakage three-independent-gate field-effect transistors,\u201d IEEE J. Explor. Solid-State Computat. <b>4<\/b> (2018) 35 (DOI: 10.1109\/jxcdc.2018.2821638).","DOI":"10.1109\/JXCDC.2018.2821638"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] X. Wang, <i>et al.<\/i>: \u201cRole of power grid in side channel attack and power-grid-aware secure design,\u201d Des. Autom. Conf. (2013) 1 (DOI: 10.1145\/2463209.2488830).","DOI":"10.1145\/2463209.2488830"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/16\/18_18.20210248\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:29:06Z","timestamp":1715142546000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/16\/18_18.20210248\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,25]]},"references-count":31,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210248","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,25]]},"article-number":"18.20210248"}}