{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:21:19Z","timestamp":1774718479970,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,8,25]]},"DOI":"10.1587\/elex.18.20210266","type":"journal-article","created":{"date-parts":[[2021,7,19]],"date-time":"2021-07-19T22:07:04Z","timestamp":1626732424000},"page":"20210266-20210266","source":"Crossref","is-referenced-by-count":12,"title":["A trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction"],"prefix":"10.1587","volume":"18","author":[{"given":"Khai-Duy","family":"Nguyen","sequence":"first","affiliation":[{"name":"University of Electro-Communications (UEC)"}]},{"given":"Dang Tuan","family":"Kiet","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]},{"given":"Nguyen Quang Nhu","family":"Quynh","sequence":"additional","affiliation":[{"name":"The University of Danang, University of Science and Technology (DUT)"}]},{"given":"Xuan-Tu","family":"Tran","sequence":"additional","affiliation":[{"name":"The Information Technology Institute (VNU-ITI)"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Waterman, <i>et al.<\/i>: \u201cThe RISC-V instruction set manual, volume I: user-level ISA, version 2.0,\u201d UC Berkeley UCB\/EECS-2014-54 (2014) https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2014\/EECS-2014-54.pdf.","DOI":"10.21236\/ADA605735"},{"key":"2","unstructured":"[2] K. Asanovi\u0107, <i>et al.<\/i>: \u201cThe rocket chip generator,\u201d UC Berkeley UCB\/EECS-2016-17 (2016) https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.pdf."},{"key":"3","unstructured":"[3] SiFive, Inc.: \u201cSiFive E31 manual,\u201d (2019) https:\/\/sifive.cdn.prismic.io\/sifive%2Fc89f6e5a-cf9e-44c3-a3db-04420702dcc1_sifive+e31+manual+v19.08.pdf."},{"key":"4","unstructured":"[4] SiFive, Inc.: \u201cSiFive E54-MC Manual,\u201d (2019) https:\/\/sifive.cdn.prismic.io\/sifive\/86e05812-e9cd-4553-bfef-c7e715088055_sifive_coreip_U54MC_AXI4_rtl_v19_08p2p0_release_manual.pdf."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Johns, <i>et al.<\/i>: \u201cA minimal RISC-V vector processor for embedded systems,\u201d Forum for Spec. and Design Lang. (2020) 20085586 (DOI: 10.1109\/FDL50818.2020.9232940).","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D.K. Dennis, <i>et al.<\/i>: \u201cSingle cycle RISC-V micro architecture processor and its FPGA prototype,\u201d ISED (2017) 17613890 (DOI: 10.1109\/ISED.2017.8303926).","DOI":"10.1109\/ISED.2017.8303926"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] L. Calicchia, <i>et al.<\/i>: \u201cDigital signal processing accelerator for RISC-V,\u201d ICECS (2019) (DOI: 10.1109\/ICECS46596.2019.8964670).","DOI":"10.1109\/ICECS46596.2019.8964670"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] G. Zhang, <i>et al.<\/i>: \u201cA RISC-V based hardware accelerator designed for Yolo object detection system,\u201d ICIASE (2019) 19556203 (DOI: 10.1109\/ICIASE45644.2019.9074051).","DOI":"10.1109\/ICIASE45644.2019.9074051"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Porter, <i>et al.<\/i>: \u201cExtending a soft-core RISC-V processor to accelerate CNN inference,\u201d CSCI (2019) 19535575 (DOI: 10.1109\/CSCI49370.2019.00130).","DOI":"10.1109\/CSCI49370.2019.00130"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Wu, <i>et al.<\/i>: \u201ceRSA: an energy-efficient reconfigurable sorting accelerator,\u201d EITCE (2019) 19631540 (DOI: 10.1109\/EITCE47263.2019.9094818).","DOI":"10.1109\/EITCE47263.2019.9094818"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R.P. Singh, <i>et al.<\/i>: \u201c32 bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier,\u201d ISED (2016) 17029245 (DOI: 10.1109\/ISED.2016.7977065).","DOI":"10.1109\/ISED.2016.7977065"},{"key":"12","unstructured":"[12] J.G. Andrews, <i>et al.<\/i> : <i>Fundamentals of WiMAX: Understanding Broadband Wireless Networking<\/i> (Prentice Hall, 2007)."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] E. Dahlman: <i>3G Evolution: HSPA and LTE for Mobile Broadband<\/i> (Academic, 2008).","DOI":"10.1016\/B978-012372533-2\/50016-0"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A.F. Molisch and X. Zhang: \u201cFFT-based hybrid antenna selection schemes for spatially correlated MIMO channels,\u201d IEEE Commun. Letters <b>8<\/b> (2004) 36 (DOI: 10.1109\/LCOMM.2003.822512).","DOI":"10.1109\/LCOMM.2003.822512"},{"key":"15","unstructured":"[15] Y. Tang and B. Vucetic: \u201cThe FFT-based multiuser detection for DS-CDMA ultra-wideband communication systems,\u201d Int. Workshop on Ultra Wideband Syst. Joint with Conf. on Ultra Wideband Syst. and Tech. (Joint UWBST &amp; IWUWBS 2004) (2004) 8065919 (DOI: 10.1109\/UWBST.2004.1320946)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V. Arunachalam and A.N.J. Raj: \u201cEfficient VLSI implementation of FFT for orthogonal frequency division multiplexing application,\u201d IET Circ. Devices Syst. <b>8<\/b> (2014) 526 (DOI: 10.1049\/iet-cds.2013.0457).","DOI":"10.1049\/iet-cds.2013.0457"},{"key":"17","unstructured":"[17] C.-T. Lin, <i>et al.<\/i>: \u201cA low-power 64-point FFT\/IFFT design for IEEE 802.11a WLAN application,\u201d IEEE Int. Symp. Circ. Syst. (2006) 9086615 (DOI: 10.1109\/ISCAS.2006.1693635)."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P. Meher, <i>et al.<\/i>: \u201c50 years of CORDIC: algorithms, architectures, and applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1893 (DOI: 10.1109\/TCSI.2009.2025803).","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"19","unstructured":"[19] J. Zhou, <i>et al.<\/i>: \u201cDynamic configurable floating-point FFT pipelines and hybrid-mode CORDIC on FPGA,\u201d Int. Conf. on Embedded Software and Syst. (2018) 10143628 (DOI: 10.1109\/ICESS.2008.95)."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Xiao, <i>et al.<\/i>: \u201cReduced memory architecture for CORDIC-based FFT,\u201d IEEE Int. Symp. on Circ. and Syst. (2010) 11462900 (DOI: 10.1109\/ISCAS.2010.5537045)","DOI":"10.1109\/ISCAS.2010.5537045"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C.-H. Lin and A.-Y. Wu: \u201cMixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 2385 (DOI: 10.1109\/TCSI.2005.853908).","DOI":"10.1109\/TCSI.2005.853908"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P. Rajagopalan, <i>et al.<\/i>: \u201cORDIC based phase calibration algorithm for phase coherent DSP applications,\u201d SPIN (2020) 19536102 (DOI: 10.1109\/SPIN48934.2020.9070821).","DOI":"10.1109\/SPIN48934.2020.9070821"},{"key":"23","unstructured":"[23] A. Waterman, <i>et al.<\/i>: \u201cThe RISC-V instruction set manual, volume I: user-level ISA, document Version 20191213,\u201d (2019) https:\/\/riscv.org\/wp-content\/uploads\/2019\/12\/riscv-spec-20191213.pdf."},{"key":"24","unstructured":"[24] H.B. Amor and C. Bernier: \u201cSoftware-hardware co-design of multi-standard digital baseband processor for IoT,\u201d DATE (2019) 18673521 (DOI: 10.23919\/DATE.2019.8714963)."},{"key":"25","unstructured":"[25] H.B. Amor, <i>et al.<\/i>: \u201cA RISC-V ISA extension for ultra-low power IoT wireless signal processing,\u201d IEEE Trans. Comput. (2021) (DOI: 10.1109\/TC.2021.3063027)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] E. Tehrani, <i>et al.<\/i>: \u201cRISC-V extension for lightweight cryptography,\u201d DSD (2020) 20035388 (DOI: 10.1109\/DSD51259.2020.00045).","DOI":"10.1109\/DSD51259.2020.00045"},{"key":"27","unstructured":"[27] SpinalHDL: \u201cA FPGA friendly 32 bit RISC-V CPU implementation\u201d (2020) https:\/\/github.com\/SpinalHDL\/VexRiscv."},{"key":"28","unstructured":"[28] SpinalHDL: \u201cSpinalHDL\u2019s documentation\u201d (2018) https:\/\/spinalhdl.github.io\/SpinalDoc-RTD\/."},{"key":"29","unstructured":"[29] Scala: \u201cThe scala programming language\u201d (2004) https:\/\/www.scala-lang.org\/."},{"key":"30","unstructured":"[30] ARM: \u201cAMBA AXI and ACE protocol specification AXI3, AXI4, and AXI4-Lite ACE and ACE-lite\u201d https:\/\/developer.arm.com\/documentation\/ihi0022\/d\/."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Wei, <i>et al.<\/i>: \u201cEvaluation of on-chip accelerator performance based on RocketChip,\u201d IEEE Int. Conf. on Circ. and Syst. (2020) 20404621 (DOI: 10.1109\/ICCS51219.2020.9336609).","DOI":"10.1109\/ICCS51219.2020.9336609"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] K.J. Lin and C.C. Hou: \u201cImplementation of trigonometric custom functions hardware on embedded processor,\u201d GCCE (2013) 13914652 (DOI: 10.1109\/GCCE.2013.6664782).","DOI":"10.1109\/GCCE.2013.6664782"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/16\/18_18.20210266\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,28]],"date-time":"2021-08-28T03:57:06Z","timestamp":1630123026000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/16\/18_18.20210266\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,25]]},"references-count":32,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210266","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,25]]},"article-number":"18.20210266"}}