{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,12,16]],"date-time":"2023-12-16T03:57:20Z","timestamp":1702699040672},"reference-count":35,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1587\/elex.18.20210312","type":"journal-article","created":{"date-parts":[[2021,8,16]],"date-time":"2021-08-16T22:07:32Z","timestamp":1629151652000},"page":"20210312-20210312","source":"Crossref","is-referenced-by-count":3,"title":["A low power consumption and cost-efficient SEU-tolerant pulse-triggered flip-flop design"],"prefix":"10.1587","volume":"18","author":[{"given":"Hao","family":"Wu","sequence":"first","affiliation":[{"name":"School of Microelectronic, Xidian University"}]},{"given":"Gang","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}]},{"given":"Yiqi","family":"Zhuang","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}]},{"given":"Wenrui","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}]},{"given":"Lei","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xidian University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] C.I. Kumar and A. Bulusu: \u201cHigh performance energy efficient radiation hardened latch for low voltage applications,\u201d Integration <b>66<\/b> (2019) 119 (DOI: 10.1016\/j.vlsi.2019.02.004).","DOI":"10.1016\/j.vlsi.2019.02.004"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. Torres-Huitzil and B. Girau: \u201cFault and error tolerance in neural networks: a review,\u201d IEEE Access <b>5<\/b> (2017) 17322 (DOI: 10.1109\/ACCESS.2017.2742698).","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. LI, <i>et al.<\/i>: \u201cStudy on the single-event upset sensitivity of 65-nm CMOS sequential logic circuit,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200102 (DOI: 10.1587\/elex.17.20200102).","DOI":"10.1587\/elex.17.20200102"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Liu, <i>et al.<\/i>: \u201cA power-delay-product efficient and SEU-tolerant latch design,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170972 (DOI: 10.1587\/elex.14.20170972).","DOI":"10.1587\/elex.14.20170972"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S.T. Shi, <i>et al.<\/i>: \u201cSEE evaluation of ARM M0 cores in a 28nm FDSOI technology,\u201d Microelectronics Reliability <b>123<\/b> (2021) 114214 (DOI: 10.1016\/j.microrel.2021.114214).","DOI":"10.1016\/j.microrel.2021.114214"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Y.-W. Lin, <i>et al.<\/i>: \u201cA delay-adjustable, self-testable flip-flop for soft-error tolerability and delay-fault testability,\u201d ACM Transactions on Design Automation of Electronic Systems <b>26<\/b> (2021) 1 (DOI: 10.1145\/3462171).","DOI":"10.1145\/3462171"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Li, <i>et al.<\/i>: \u201cImpact of adjacent transistors on the SEU sensitivity of DICE flip-flop,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170027 (DOI: 10.1587\/elex.14.20170027).","DOI":"10.1587\/elex.14.20170027"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Maruoka, <i>et al.<\/i>: \u201cA low-power radiation-hardened flip-flop with stacked transistors in a 65nm FDSOI process,\u201d IEICE Trans. Electron. <b>E101-C<\/b> (2018) 1308 (DOI: 10.1587\/transele.E101.C.273).","DOI":"10.1587\/transele.E101.C.273"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Li, <i>et al.<\/i>: \u201cFeedback-based low-power soft-error-tolerant design for dual-modular redundancy,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1585 (DOI: 10.1109\/TVLSI.2018.2819896).","DOI":"10.1109\/TVLSI.2018.2819896"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Yamamoto, <i>et al.<\/i>: \u201cAn area-efficient 65nm radiation-hard dual-modular flip-flop to avoid multiple cell upsets,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 3053 (DOI: 10.1109\/TNS.2011.2169457).","DOI":"10.1109\/TNS.2011.2169457"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Wang, <i>et al.<\/i>: \u201cA layout-based rad-hard DICE flip-flop design,\u201d Journal of Electronic Testing <b>35<\/b> (2019) 111 (DOI: 10.1007\/s10836-019-05773-4).","DOI":"10.1007\/s10836-019-05773-4"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Yamamoto, <i>et al.<\/i>: \u201cComplete double node upset tolerant latch using C-element,\u201d IEICE Electron. Express <b>E103.D<\/b> (2020) 2125 (DOI: 10.1587\/transinf.2020EDP7103).","DOI":"10.1587\/transinf.2020EDP7103"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B. Narasimham, <i>et al.<\/i>: \u201cSoft error performance of high-speed pulsed-DICE latch design in 16nm and 7nm FinFET processes,\u201d 2019 IEEE International Reliability Physics Symposium (2019) 1 (DOI: 10.1109\/IRPS.2019.8720408).","DOI":"10.1109\/IRPS.2019.8720408"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] P. Nagarajan, <i>et al.<\/i>: \u201cDesign of implicit pulsed-dual edge triggering flip flop for low power and high speed clocking systems,\u201d International Journal of Wavelets, Multiresolution and Information Processing <b>18<\/b> (2020) 1941009 (DOI: 10.1142\/S0219691319410091).","DOI":"10.1142\/S0219691319410091"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] F. Zhang, <i>et al.<\/i>: \u201cDesign and evaluation of fluctuating power logic to mitigate power analysis at the cell level,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>40<\/b> (2021) 1063 (DOI: 10.1109\/TCAD.2020.3023900).","DOI":"10.1109\/TCAD.2020.3023900"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Lee, <i>et al<\/i>: \u201cA PVT variation-tolerant static single-phase clocked dual-edge triggered flip-flop for aggressive voltage scaling,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190528 (DOI: 10.1587\/elex.16.20190528).","DOI":"10.1587\/elex.16.20190528"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Karimi, <i>et al.<\/i>: \u201cA novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power,\u201d Integration <b>60<\/b> (2018) 160 (DOI: 10.1016\/j.vlsi.2017.09.002).","DOI":"10.1016\/j.vlsi.2017.09.002"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Pan, <i>et al.<\/i>: \u201cA highly efficient conditional feedthrough pulsed flip-flop for high-speed applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 243 (DOI: 10.1109\/TVLSI.2019.2934899).","DOI":"10.1109\/TVLSI.2019.2934899"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Karimi, <i>et al.<\/i>: \u201cUltra-low power pulse-triggered CNTFET-based flip-flop,\u201d IEEE Trans. Nanotechnol. <b>18<\/b> (2019) 756 (DOI: 10.1109\/TNANO.2019.2929233).","DOI":"10.1109\/TNANO.2019.2929233"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y. Cai, <i>et al.<\/i>: \u201cUltra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 550 (DOI: 10.1109\/JSSC.2018.2875089).","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P. Bhattacharjee, <i>et al.<\/i>: \u201cA variation tolerant data dependent clock gating approach for PSN attenuated low power digital IC,\u201d Ain Shams Engineering Journal <b>10<\/b> (2019) 573 (DOI: 10.1016\/j.asej.2018.11.010).","DOI":"10.1016\/j.asej.2018.11.010"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] K. Sakamoto, <i>et al.<\/i>: \u201cInvestigation of buried-well potential perturbation effects on SEU in SOI DICE-based flip-flop under proton irradiation,\u201d IEEE Trans. Nucl. Sci. <b>68<\/b> (2021) 1222 (DOI: 10.1109\/TNS.2020.2969651).","DOI":"10.1109\/TNS.2020.2969651"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] L. Xu, <i>et al.<\/i>: \u201cDesign and verification of universal evaluation system for single event effect sensitivity measurement in very-large-scale integrated circuits,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190196 (DOI: 10.1587\/elex.16.20190196).","DOI":"10.1587\/elex.16.20190196"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Jagannathan, <i>et al.<\/i>: \u201cSingle-event tolerant flip-flop design in 40-nm bulk CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 3033 (DOI: 10.1109\/TNS.2011.2170201).","DOI":"10.1109\/TNS.2011.2170201"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y.Q. Li, <i>et al.<\/i>: \u201cA quatro-based 65nm flip-flop circuit for soft-error resilience,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 1554 (DOI: 10.1109\/TNS.2017.2704062).","DOI":"10.1109\/TNS.2017.2704062"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R. Song, <i>et al.<\/i>: \u201cMSIFF: a radiation-hardened flip-flop via interleaving master-slave stage layout topology,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20190708 (DOI: 10.1587\/elex.17.20190708).","DOI":"10.1587\/elex.17.20190708"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] T.D. Loveless, <i>et al.<\/i>: \u201cNeutron- and proton-induced single event upsets for D- and DICE-flip\/flop designs at a 40nm technology node,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 1008 (DOI: 10.1109\/TNS.2011.2123918).","DOI":"10.1109\/TNS.2011.2123918"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] C. Ramamurthy, <i>et al.<\/i>: \u201cHigh performance low power pulse-clocked TMR circuits for soft-error hardness,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 3040 (DOI: 10.1109\/TNS.2015.2498919).","DOI":"10.1109\/TNS.2015.2498919"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y. Fan and Z. Deng: \u201cDesign and verification for CDC synchronization based on TMR,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200287 (DOI: 10.1587\/elex.17.20200287).","DOI":"10.1587\/elex.17.20200287"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A. Yan, <i>et al.<\/i>: \u201cDual-modular-redundancy and dual-level error-interception based triple-node-upset tolerant latch designs for safety-critical applications,\u201d Microelectronics Journal <b>111<\/b> (2021) 105034 (DOI: 10.1016\/j.mejo.2021.105034).","DOI":"10.1016\/j.mejo.2021.105034"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] M. Zhang, <i>et al.<\/i>: \u201cSequential element design with built-in soft error resilience,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1368 (DOI: 10.1109\/TVLSI.2006.887832).","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] S.M. Jahinuzzaman and R. Islam: \u201cTSPC-DICE: a single phase clock high performance SEU hardened flip-flop,\u201d 2010 53rd IEEE International Midwest Symposium on Circuits and Systems (2010) 73 (DOI: 10.1109\/MWSCAS.2010.5548564).","DOI":"10.1109\/MWSCAS.2010.5548564"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] D.J. Rennie and M. Sachdev: \u201cNovel soft error robust flip-flops in 65nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2470 (DOI: 10.1109\/TNS.2011.2162745).","DOI":"10.1109\/TNS.2011.2162745"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] R. Udaiyakumar, <i>et al.<\/i>: \u201cSelf clock-gating scheme for low power basic logic element architecture,\u201d Wireless Pers. Commun. <b>102<\/b> (2018) 3477 (DOI: 10.1007\/s11277-018-5385-2).","DOI":"10.1007\/s11277-018-5385-2"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] R.Q. Song, <i>et al.<\/i>: \u201cFlip-flops soft error rate evaluation approach considering internal single-event transient,\u201d Sci. China Inf. Sci. <b>58<\/b> (2015) 1 (DOI: 10.1007\/s11432-014-5260-z).","DOI":"10.1007\/s11432-014-5260-z"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/17\/18_18.20210312\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,11]],"date-time":"2021-09-11T03:41:59Z","timestamp":1631331719000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/17\/18_18.20210312\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":35,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210312","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,10]]},"article-number":"18.20210312"}}