{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:31:30Z","timestamp":1764333090889},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,12,25]]},"DOI":"10.1587\/elex.18.20210404","type":"journal-article","created":{"date-parts":[[2021,11,30]],"date-time":"2021-11-30T22:21:44Z","timestamp":1638310904000},"page":"20210404-20210404","source":"Crossref","is-referenced-by-count":2,"title":["A radiation-hardened 14T SRAM cell for highly reliable space application"],"prefix":"10.1587","volume":"18","author":[{"given":"Haineng","family":"Zhang","sequence":"first","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zhongyang","family":"Liu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yuqiao","family":"Xie","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yanjie","family":"Jia","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zhengxuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] V. Ferlet-Cavrois, <i>et al<\/i>.: \u201cSingle event transients in digital CMOS-a review,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 1767 (DOI: 10.1109\/TNS.2013.2255624).","DOI":"10.1109\/TNS.2013.2255624"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] E. Ibe, <i>et al<\/i>.: \u201cImpact of scaling on neutron-induced soft error in SRAMs from a 250nm to a 22nm design rule,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1527 (DOI: 10.1109\/TED.2010.2047907).","DOI":"10.1109\/TED.2010.2047907"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R.C. Baumann: \u201cRadiation-induced soft errors in advanced semiconductor technologies,\u201d IEEE Trans. Device Mater. Rel. <b>5<\/b> (2005) 305 (DOI: 10.1109\/TDMR.2005.853449).","DOI":"10.1109\/TDMR.2005.853449"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R.C. Baumann: \u201cSoft errors in advanced semiconductor devices-part I: the three radiation sources,\u201d IEEE Trans. Device Mater. Rel. <b>1<\/b> (2001) 17 (DOI: 10.1109\/7298.946456).","DOI":"10.1109\/7298.946456"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P.E. Dodd and L.W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129).","DOI":"10.1109\/TNS.2003.813129"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Karnik and P. Hazucha: \u201cCharacterization of soft errors caused by single event upsets in CMOS processes,\u201d IEEE Trans. Dependable Secure Comput. <b>1<\/b> (2004) 128 (DOI: 10.1109\/TDSC.2004.14).","DOI":"10.1109\/TDSC.2004.14"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Martinie, <i>et al<\/i>.: \u201cUnderground experiment and modeling of alpha emitters induced soft-error rate in CMOS 65nm SRAM,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 1048 (DOI: 10.1109\/TNS.2012.2189246).","DOI":"10.1109\/TNS.2012.2189246"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Eftaxiopoulos, <i>et al<\/i>.: \u201cDIRT latch: a novel low cost double node upset tolerant latch,\u201d Microelectron. Reliab. <b>68<\/b> (2017) 57 (DOI: 10.1016\/j.microrel.2016.11.006).","DOI":"10.1016\/j.microrel.2016.11.006"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Reviriego, <i>et al<\/i>.: \u201cMultiple cell upset correction in memories using difference set codes,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 2592 (DOI: 10.1109\/TCSI.2012.2190632).","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X. Liu: \u201cMultiple node upset-tolerant latch design,\u201d IEEE Trans. Device Mater. Rel. <b>19<\/b> (2019) 387 (DOI: 10.1109\/TDMR.2019.2912811).","DOI":"10.1109\/TDMR.2019.2912811"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Nan and K. Choi: \u201cHigh performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 1445 (DOI: 10.1109\/TCSI.2011.2177135).","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Yan, <i>et al<\/i>.: \u201cQuadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 879 (DOI: 10.1109\/TCSI.2019.2959007).","DOI":"10.1109\/TCSI.2019.2959007"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] F.M. Sajjade, <i>et al<\/i>.: \u201cRule-based design for multiple nodes upset tolerant latch architecture,\u201d IEEE Trans. Device Mater. Rel. <b>19<\/b> (2019) 680 (DOI: 10.1109\/TDMR.2019.2945917).","DOI":"10.1109\/TDMR.2019.2945917"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C.A. Argyrides, <i>et al<\/i>.: \u201cMatrix-based codes for adjacent error correction,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 2106 (DOI: 10.1109\/TNS.2010.2043265).","DOI":"10.1109\/TNS.2010.2043265"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] P. Reviriego, <i>et al<\/i>.: \u201cMultiple cell upset correction in memories using difference set codes,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 2592 (DOI: 10.1109\/TCSI.2012.2190632).","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. S\u00e1nchez-Maci\u00e1n, <i>et al<\/i>.: \u201cEnhanced detection of double and triple adjacent errors in hamming codes through selective bit placement,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 357 (DOI: 10.1109\/TDMR.2012.2186965).","DOI":"10.1109\/TDMR.2012.2186965"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.A. Bajura, <i>et al<\/i>.: \u201cModels and algorithmic limits for an ECC-based approach to hardening sub-100-nm SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 935 (DOI: 10.1109\/TNS.2007.892119).","DOI":"10.1109\/TNS.2007.892119"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A. Dutta and N.A. Touba: \u201cMultiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code,\u201d 25th IEEE VLSI Test Symposium (2007) 349 (DOI: 10.1109\/VTS.2007.40).","DOI":"10.1109\/VTS.2007.40"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M.Y. Hsiao: \u201cA class of optimal minimum odd-weight-column SEC-DED codes,\u201d IBM J. Res. Dev. <b>14<\/b> (1970) 395 (DOI: 10.1147\/rd.144.0395).","DOI":"10.1147\/rd.144.0395"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] I. Jung, <i>et al<\/i>.: \u201cA novel sort error hardened 10T SRAM cells for low voltage operation,\u201d 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (2012) 714 (DOI: 10.1109\/MWSCAS.2012.6292120).","DOI":"10.1109\/MWSCAS.2012.6292120"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J.S. Shah, <i>et al<\/i>.: \u201cA 32kb macro with 8T soft error robust SRAM cell in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1367 (DOI: 10.1109\/TNS.2015.2429589).","DOI":"10.1109\/TNS.2015.2429589"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Jiang, <i>et al<\/i>.: \u201cQuadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 967 (DOI: 10.1109\/TCSI.2018.2872507).","DOI":"10.1109\/TCSI.2018.2872507"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T. Calin, <i>et al<\/i>.: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 2874 (DOI: 10.1109\/23.556880).","DOI":"10.1109\/23.556880"},{"key":"24","unstructured":"[24] H. Cha and J.H. Patel: \u201cLogic-level model for \u03b1-particle hits in CMOS circuits,\u201d Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors (1993) 538 (DOI: 10.1109\/ICCD.1993.393319)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] L.D.T. Dang, <i>et al<\/i>.: \u201cStudying the variation effects of radiation hardened quatro SRAM bit-cell,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 2399 (DOI: 10.1109\/TNS.2016.2590426).","DOI":"10.1109\/TNS.2016.2590426"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N. Verma and A.P. Chandrakasan: \u201cA 256kb 65nm 8T subthreshold SRAM employing sense-amplifier redundancy,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 141 (DOI: 10.1109\/JSSC.2007.908005).","DOI":"10.1109\/JSSC.2007.908005"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Nabavi and M. Sachdev: \u201cA 290-mV, 3.34-MHz, 6T SRAM with pMOS access transistors and boosted wordline in 65-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 656 (DOI: 10.1109\/JSSC.2017.2747151).","DOI":"10.1109\/JSSC.2017.2747151"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] P.E. Dodd and L.W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129).","DOI":"10.1109\/TNS.2003.813129"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] P.E. Dodd and F.W. Sexton: \u201cCritical charge concepts for CMOS SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>42<\/b> (1995) 1764 (DOI: 10.1109\/23.488777).","DOI":"10.1109\/23.488777"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Karnik and P. Hazucha: \u201cCharacterization of soft errors caused by single event upsets in CMOS processes,\u201d IEEE Trans. Dependable Secure Comput. <b>1<\/b> (2004) 128 (DOI: 10.1109\/TDSC.2004.14).","DOI":"10.1109\/TDSC.2004.14"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/24\/18_18.20210404\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:28:30Z","timestamp":1715142510000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/24\/18_18.20210404\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,25]]},"references-count":30,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210404","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,25]]},"article-number":"18.20210404"}}