{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T00:15:22Z","timestamp":1715213722310},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,12,25]]},"DOI":"10.1587\/elex.18.20210425","type":"journal-article","created":{"date-parts":[[2021,11,21]],"date-time":"2021-11-21T22:07:57Z","timestamp":1637532477000},"page":"20210425-20210425","source":"Crossref","is-referenced-by-count":0,"title":["Master-slave based test cost reduction method for DNN accelerators"],"prefix":"10.1587","volume":"18","author":[{"given":"Umair Saeed","family":"Solangi","sequence":"first","affiliation":[{"name":"Dept. of Computer Science &amp; Engineering, Hanyang University"},{"name":"Dept. of Electronic Engineering, Quaid-e-Awam University of Engineering Science &amp; Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Ibtesam","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science &amp; Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungju","family":"Park","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science &amp; Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] P.J. Bannon: U.S. Patent 0 026 078 A1 (2017)."},{"key":"2","unstructured":"[2] N.P. Jouppi, <i>et al.<\/i>: \u201cIn-datacenter performance analysis of a tensor processing unit,\u201d 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (2017) 1 (DOI: 10.1145\/3079856.3080246)."},{"key":"3","unstructured":"[3] J. Ross, <i>et al<\/i>.: U.S. Patent 9747546 B2 (2015)."},{"key":"4","unstructured":"[4] J. Ross and A. Phelps: U.S. Patent 9697463 B2 (2015)."},{"key":"5","unstructured":"[5] J. Ross: U.S. Patent 9805304 B2 (2015)."},{"key":"6","unstructured":"[6] J. Ross and G. Thorson: U.S. Patent 9747548 B2 (2015)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] V. Sze, <i>et al<\/i>.: \u201cEfficient processing of deep neural networks: A tutorial and survey,\u201d Proc. IEEE <b>105<\/b> (2017) 2295 (DOI: 10.1109\/JPROC.2017.2761740).","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Chen and X. Ran: \u201cDeep learning with edge computing: A review,\u201d Proc. IEEE <b>107<\/b> (2019) 1655 (DOI: 10.1109\/JPROC.2019.2921977).","DOI":"10.1109\/JPROC.2019.2921977"},{"key":"9","unstructured":"[9] NVIDIA: \u201cJETSON TX2 high performance AI at the edge,\u201d (2019) https:\/\/www.nvidia.com\/en-us\/autonomous-machines\/embedded-systems\/jetson-tx2\/."},{"key":"10","unstructured":"[10] Google: \u201cEdge TPU run inference at edge,\u201d (2019) https:\/\/cloud.google.com\/edgetpu\/."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] F. Wang, <i>et al<\/i>.: \u201cDeep learning for edge computing applications: A state-of-the-art survey,\u201d IEEE Access <b>8<\/b> (2020) 58322 (DOI: 10.1109\/ACCESS.2020.2982411).","DOI":"10.1109\/ACCESS.2020.2982411"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Chen and X. Ran: \u201cDeep learning with edge computing: a review,\u201d Proc. IEEE <b>107<\/b> (2019) 1655 (DOI: 10.1109\/JPROC.2019.2921977).","DOI":"10.1109\/JPROC.2019.2921977"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Sankaradas, <i>et al.<\/i>: \u201cA massively parallel coprocessor for convolutional neural networks,\u201d Proc. 20th IEEE Int. Conf. Appl.-Specific Syst., Archit. Processors (2009) 53 (DOI: 10.1109\/ASAP.2009.25).","DOI":"10.1109\/ASAP.2009.25"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Chakradhar, <i>et al<\/i>.: \u201cA dynamically configurable coprocessor for convolutional neural networks,\u201d Proc. 37th Annu. Int. Symp. Comput. Archit. (ISCA) (2010) 247 (DOI: 10.1145\/1815961.1815993).","DOI":"10.1145\/1815961.1815993"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Chen, <i>et al.<\/i>: \u201cEyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>9<\/b> (2019) 292 (DOI: 10.1109\/JETCAS.2019.2910232).","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T. Chen, <i>et al.<\/i>: \u201cDianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning,\u201d SIGARCH Comput. Archit. News <b>42<\/b> (2014) 269 (DOI: 10.1145\/2654822.2541967).","DOI":"10.1145\/2654822.2541967"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L. Cavigelli, <i>et al.<\/i>: \u201cOrigami: a convolutional network accelerator,\u201d Proc. 25th Ed. Great Lakes Symp. VLSI (2015) 199 (DOI: 10.1145\/2742060.2743766).","DOI":"10.1145\/2742060.2743766"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J.J. Zhang, <i>et al.<\/i>: \u201cAnalyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator,\u201d Proc. IEEE 36th VLSI Test Symp. (VTS) (2018) 1 (DOI: 10.1109\/VTS.2018.8368656).","DOI":"10.1109\/VTS.2018.8368656"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Kundu, <i>et al.<\/i>: \u201cToward functional safety of systolic array-based deep learning hardware accelerators,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 485 (DOI: 10.1109\/TVLSI.2020.3048829).","DOI":"10.1109\/TVLSI.2020.3048829"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Chaudhuri, <i>et al.<\/i>, \u201cC-testing and efficient fault localization for AI accelerators,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2021) (DOI: 10.1109\/tcad.2021.3107401).","DOI":"10.1109\/TCAD.2021.3107401"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A. Chaudhuri, <i>et al<\/i>.: \u201cC-testing of AI accelerators,\u201d Proc. IEEE 29th Asian Test Symp. (ATS) (2020) 1 (DOI: 10.1109\/ATS49688.2020.9301581).","DOI":"10.1109\/ATS49688.2020.9301581"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Yu, <i>et al<\/i>.: \u201cEfficient concurrent BIST with comparator-based response analyzer,\u201d Proc. IEEE Int. Instrum. Meas. Technol, Conf. (I<sup>2<\/sup>MTC) (2013) 1115 (DOI: 10.1109\/I2TC.2013.6555587).","DOI":"10.1109\/I2MTC.2013.6555587"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H. Ma, <i>et al.<\/i>: \u201cA case study of testing strategy for AI SoC,\u201d Proc. IEEE Int. Test Conf. Asia (ITC-Asia) (2019) 61 (DOI: 10.1109\/ITC-Asia.2019.00024).","DOI":"10.1109\/ITC-Asia.2019.00024"},{"key":"24","unstructured":"[24] R. Singhal: \u201cAI chip DFT techniques for aggressive time-to-market,\u201d Mentor, Siemens Bus. White Paper (2019)."},{"key":"25","unstructured":"[25] H.K. Lau, <i>et al.<\/i>: \u201cEnabling DFT and fast silicon bring-up for massive AI chip-case study,\u201d IEEE Int. Test Conf. (ITC) (2019)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] U.S. Solangi, <i>et al.<\/i>: \u201cTest architecture for systolic array of edge-based AI accelerator,\u201d IEEE Access <b>9<\/b> (2021) 96700 (DOI: 10.1109\/ACCESS.2021.3094741).","DOI":"10.1109\/ACCESS.2021.3094741"},{"key":"27","unstructured":"[27] M. Ibtesam, <i>et al.<\/i>: \u201cHighly efficient test architecture for low power AI accelerators,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (DOI: 10.1109\/TCAD.2021.3110739)."},{"key":"28","unstructured":"[28] M. Ibtesam, <i>et al.<\/i>: \u201cReliable test architecture with test cost reduction for systolic based DNN accelerators,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs (DOI: 10.1109\/TCSII.2021.3108415)."},{"key":"29","unstructured":"[29] D.H. Baik and K.K. Saluja: \u201cProgressive random-access scan: a simultaneous solution to test power, test data volume and test time,\u201d IEEE Int. Test Conf. (ITC) (2005) 359 (DOI: 10.1109\/test.2005.1583994)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Yu, <i>et al<\/i>.: \u201cEfficient concurrent BIST with comparator-based response analyzer,\u201d Proc. IEEE Int. Instrum. Meas. Technol, Conf. (I<sup>2<\/sup>MTC) (2013) 1115 (DOI: 10.1109\/I2MTC.2013.6555587).","DOI":"10.1109\/I2MTC.2013.6555587"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] F. Karimi, <i>et al<\/i>.: \u201cUsing data compression in automatic test equipment for system-on-chip testing,\u201d IEEE Trans. Instrum. Meas. <b>53<\/b> (2004) 308 (DOI: 10.1109\/tim.2003.822703).","DOI":"10.1109\/TIM.2003.822703"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/24\/18_18.20210425\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:28:36Z","timestamp":1715142516000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/24\/18_18.20210425\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,25]]},"references-count":31,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210425","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,25]]},"article-number":"18.20210425"}}