{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T05:25:03Z","timestamp":1710393903211},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2021,12,10]]},"DOI":"10.1587\/elex.18.20210431","type":"journal-article","created":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T22:08:22Z","timestamp":1635804502000},"page":"20210431-20210431","source":"Crossref","is-referenced-by-count":1,"title":["DCPA: approximate adder design exploiting dual carry prediction"],"prefix":"10.1587","volume":"18","author":[{"given":"Woong","family":"Choi","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, Sookmyung Women\u2019s University"}]},{"given":"Minseob","family":"Shim","sequence":"additional","affiliation":[{"name":"Korea Electrotechnology Research Institute (KERI)"}]},{"given":"Hyelin","family":"Seok","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}]},{"given":"Yongtae","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Kyungpook National University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Chang, <i>et al.<\/i>: \u201cAn efficient implementation of 2D convolution in CNN,\u201d IEICE Electron. Express, <b>14<\/b> (2017) 1 (DOI: 10.1587\/elex.13.20161134).","DOI":"10.1587\/elex.13.20161134"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Q. Wang, <i>et al.<\/i>: \u201cA parallel digital VLSI architecture for integrated support vector machine training and classification,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., <b>23<\/b> (2015) 1471 (DOI: 10.1109\/TVLSI.2014.2343231).","DOI":"10.1109\/TVLSI.2014.2343231"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-L. Shen, <i>et al.<\/i>: \u201cPipelined implementation of AI-based Loeffler DCT,\u201d IEICE Electron. Express, <b>10<\/b> (2013) 1 (DOI: 10.1587\/elex.10.20130319).","DOI":"10.1587\/elex.10.20130319"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y.-L. Shen, <i>et al.<\/i>: \u201cLoeffler DCT accelerator for small portable devices,\u201d IEICE Electron. Express, <b>12<\/b> (2015) 1 (DOI: 10.1587\/elex.12.20150411).","DOI":"10.1587\/elex.12.20150411"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Kim, <i>et al.<\/i>: \u201cA reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing,\u201d ACM J. Emerg. Technol. Comput. Syst., <b>11<\/b> (2015) 38 (DOI: 10.1145\/2700234).","DOI":"10.1145\/2700234"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Liu, <i>et al.<\/i>: \u201cDelay-optimized floating point fused add-subtract unit,\u201d IEICE Electron. Express, <b>12<\/b> (2015) 1 (DOI: 10.1587\/elex.12.20150642).","DOI":"10.1587\/elex.12.20150642"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] B.K. Mohanty: \u201cEfficient fixed-width adder-tree design,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, <b>66<\/b> (2018) 292 (DOI: 10.1109\/TCSII.2018.2849214).","DOI":"10.1109\/TCSII.2018.2849214"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Mittal: \u201cA survey of techniques for approximate computing,\u201d ACM Comput. Survey, <b>48<\/b> (2016) 62 (DOI: 10.1145\/2893356).","DOI":"10.1145\/2893356"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Mahdiani, <i>et al.<\/i>: \u201cBio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, <b>57<\/b> (2010) 850 (DOI: 10.1109\/TCSI.2009.2027626).","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Dalloo, <i>et al.<\/i>: \u201cSystematic design of an approximate adder: the optimized lower part constant-OR adder,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., <b>26<\/b> (2018) 1595 (DOI: 10.1109\/TVLSI.2018.2822278).","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] P. Balasubramanian, <i>et al.<\/i>: \u201cAn approximate adder with a near-normal error distribution: design, error analysis and practical application,\u201d IEEE Access <b>9<\/b> (2021) 4518 (DOI: 10.1109\/ACCESS.2020.3047651).","DOI":"10.1109\/ACCESS.2020.3047651"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] V. Gupta, <i>et al.<\/i>: \u201cLow-lower digital signal processing using approximate adders,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., <b>32<\/b> (2013) 124. (DOI: 10.1109\/TCAD.2012.2217962).","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Zhu, <i>et al.<\/i>: \u201cDesign of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., <b>18<\/b> (2010) 1225 (DOI: 10.1109\/TVLSI.2009.2020591).","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Lee, <i>et al.<\/i>: \u201cApproximate adder design with simplified lower-part approximation,\u201d IEICE Electron. Express, <b>17<\/b> (2020) 1 (DOI: 10.1587\/elex.17.20200218).","DOI":"10.1587\/elex.17.20200218"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] W. Liu, <i>et al.<\/i>: \u201cDesign and analysis of inexact floating-point adders,\u201d IEEE Trans. Comput., <b>65<\/b> (2016) 308 (DOI: 10.1109\/TC.2015.2417549).","DOI":"10.1109\/TC.2015.2417549"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Seo, <i>et al.<\/i>: \u201cDesign and analysis of approximate adder with hybrid error reduction,\u201d Electronics, <b>9<\/b> (2020) 471 (DOI: 10.3390\/electronics9030471).","DOI":"10.3390\/electronics9030471"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Shafique, <i>et al.<\/i>: \u201cA low latency generic accuracy configurable adder,\u201d Proc. Design Autom. Conf. (DAC) (2015) 81 (DOI: 10.1145\/2744769.2744778).","DOI":"10.1145\/2744769.2744778"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Kim: \u201cAn accuracy enhanced error tolerant adder with carry prediction for approximate computing,\u201d IEIE Trans. Smart Process. Comput., <b>8<\/b> (2019) 324. (DOI: 10.5573\/IEIESPC.2019.8.4.324).","DOI":"10.5573\/IEIESPC.2019.8.4.324"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Kim: \u201cA novel approximate adder with enhanced low-cost carry prediction for error tolerant computing,\u201d IEIE Trans. Smart Process. Comput., <b>8<\/b> (2019) 506 (DOI: 10.5573\/IEIESPC.2019.8.6.506).","DOI":"10.5573\/IEIESPC.2019.8.6.506"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Waris, <i>et al.<\/i>: \u201cHigh-performance approximate half and full adder cells using NAND logic gate,\u201d IEICE Electron. Express, <b>16<\/b> (2019) 1 (DOI: 10.1587\/elex.16.20190043).","DOI":"10.1587\/elex.16.20190043"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. Seo, <i>et al.<\/i>: \u201cCOREA: delay- and energy-efficient approximate adder using effective carry speculation,\u201d Electronics, <b>10<\/b> (2020) 2234 (DOI: 10.3390\/electronics10182234).","DOI":"10.3390\/electronics10182234"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Kim, <i>et al.<\/i>: \u201cEnergy efficient approximate arithmetic for error resilient neuromorphic computing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., <b>23<\/b> (2015) 2733 (DOI: 10.1109\/TVLSI.2014.2365458).","DOI":"10.1109\/TVLSI.2014.2365458"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T. Sato, <i>et al.<\/i>: \u201cTrading accuracy for power with a configurable approximate adder,\u201d IEICE Trans. Electron., <b>102<\/b> (2019) 260 (DOI: 10.1587\/transele.2018CDP0001).","DOI":"10.1587\/transele.2018CDP0001"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] T. Yang, <i>et al.<\/i>: \u201cAn accuracy-configurable adder for low-power applications,\u201d IEICE Trans. Electron., <b>103<\/b> (2020) 68 (DOI: 10.1587\/transele.2019LHP0002).","DOI":"10.1587\/transele.2019LHP0002"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] F. Ebrahimi-Azandaryani, <i>et al.<\/i>: \u201cBlock-based carry speculative approximate adder for energy-efficient applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, <b>67<\/b> (2019) 137 (DOI: 10.1109\/TCSII.2019.2901060).","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Lee, <i>et al.<\/i>: \u201cA novel approximate adder design using error reduced carry prediction and constant truncation,\u201d IEEE Access, <b>9<\/b> (2021) 119939 (DOI: 10.1109\/ACCESS.2021.3108443).","DOI":"10.1109\/ACCESS.2021.3108443"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] B. Garg, <i>et al.<\/i>: \u201cReconfigurable carry look-ahead adder trading accuracy for energy efficiency,\u201d J. Signal Process. Syst., <b>93<\/b> (2021) 99 (DOI: 10.1007\/s11265-020-01542-1).","DOI":"10.1007\/s11265-020-01542-1"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Wang: \u201cLaplacian operator-based edge detectors,\u201d IEEE Trans. Pattern Anal. Mach. Intell., <b>29<\/b> (2007) 886 (DOI: 10.1109\/TPAMI.2007.1027).","DOI":"10.1109\/TPAMI.2007.1027"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] O. Akbari, <i>et al.<\/i>: \u201cRAP-CLA: a reconfigurable approximate carry look-ahead adder,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, <b>65<\/b> (2018) 1089 (DOI: 10.1109\/TCSII.2016.2633307).","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H.A.F. Almurib, <i>et al.<\/i>: \u201cApproximate DCT image compression using inexact computing,\u201d IEEE Trans. Comput. <b>67<\/b> (2018) 149 (DOI: 10.1109\/TC.2017.2731770).","DOI":"10.1109\/TC.2017.2731770"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/23\/18_18.20210431\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,11]],"date-time":"2021-12-11T03:58:37Z","timestamp":1639195117000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/18\/23\/18_18.20210431\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,10]]},"references-count":30,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.18.20210431","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,10]]},"article-number":"18.20210431"}}