{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T00:08:00Z","timestamp":1726445280257},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,2,10]]},"DOI":"10.1587\/elex.19.20210499","type":"journal-article","created":{"date-parts":[[2022,1,6]],"date-time":"2022-01-06T22:09:20Z","timestamp":1641506960000},"page":"20210499-20210499","source":"Crossref","is-referenced-by-count":1,"title":["Write-awareness prefetching for non-volatile cache in energy-constrained IoT device"],"prefix":"10.1587","volume":"19","author":[{"given":"Mao","family":"Ni","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Xiaoran","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Chenji","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Yiheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Lei","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Namba and F. Lombardi: \u201cOn coding for endurance enhancement and error control of phase change memories with write latency reduction,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 230 (DOI: 10.1109\/tvlsi.2017.2766362).","DOI":"10.1109\/TVLSI.2017.2766362"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P.K.D. Pramanik, <i>et al<\/i>.: \u201cPower consumption analysis, measurement, management, and issues: a state-of-the-art review of smartphone battery and energy usage,\u201d IEEE Access <b>7<\/b> (2019) 182113 (DOI: 10.1109\/access.2019.2958684).","DOI":"10.1109\/ACCESS.2019.2958684"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Kuan and T. Adegbija: \u201cA study of runtime adaptive prefetching for STTRAM L1 caches,\u201d ICCD (2020) (DOI: 10.1109\/ICCD50377.2020.00051).","DOI":"10.1109\/ICCD50377.2020.00051"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Ahn, <i>et al<\/i>.: \u201cDASCA: Dead write prediction assisted sttramcache architecture,\u201d HPCA (2014) (DOI: 10.1109\/hpca.2014.6835944).","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] N. Sayed, <i>et al<\/i>.: \u201cA cross-layer adaptive approach for performance and power optimization in STTMRAM,\u201d DATE (2018) (DOI: 10.23919\/date.2018.8342114).","DOI":"10.23919\/DATE.2018.8342114"},{"key":"6","unstructured":"[6] M. Shihab, <i>et al<\/i>.: \u201cCouture: tailoring STT-MRAM for persistent main memory,\u201d 4th Workshop Interact. NVM\/Flash Operat. Sys. Workloads (2016)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Noguchi, <i>et al<\/i>.: \u201c7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write\/read-modify-write scheme,\u201d ISSCC (2016) (DOI: 10.1109\/ISSCC.2016.7417942).","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"8","unstructured":"[8] Q. Chen: \u201cDesign and optimization of hybrid cache based on SRAM and STT-MRAM,\u201d [D]."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z. Wang, <i>et al<\/i>.: \u201cAdaptive placement and migration policy for an STT-RAM based hybrid cache,\u201d HPCA (2014) (DOI: 10.1109\/HPCA.2014.6835933).","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Park, <i>et al<\/i>.: \u201cMH cache: a multi-retention STT-RAM-based low-power last-level cache for mobile hardware rendering systems,\u201d ACM Trans. Arch. Code Optimization <b>16<\/b> (2019) 1 (DOI: 10.1145\/3328520).","DOI":"10.1145\/3328520"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] N. Sayed, <i>et al<\/i>.: \u201cCompiler-assisted and profiling-based analysis for fast and efficient STT-MRAM on-chip cache design,\u201d ACM Trans. Des. Auto. Electron. Sys. <b>24<\/b> (2019) 1 (DOI: 10.1145\/3321693).","DOI":"10.1145\/3321693"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Korgaonkar, <i>et al<\/i>.: \u201cDensity tradeoffs of non-volatile memory as a replacement for SRAM based last level cache,\u201d ISCA (2018) (DOI: 10.1109\/ISCA.2018.00035).","DOI":"10.1109\/ISCA.2018.00035"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Bera, <i>et al<\/i>.: \u201cDSPatch: dual spatial pattern prefetcher,\u201d Proceedings of the 52nd Annual IEEE\/ACM Internat. Symp. Microarchitecture (2019) 531 (DOI: 10.1145\/3352460.3358325).","DOI":"10.1145\/3352460.3358325"},{"key":"14","unstructured":"[14] Y. Ishii, <i>et al<\/i>.: \u201cAccess map pattern matching for high performance data cache prefetch,\u201d J. Instruction-Level Parallelism (2011)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] L. Wang, <i>et al<\/i>.: \u201cFine-grained data management for DRAM\/SSD hybrid main memory architecture,\u201dIEICE Trans. Inf. &amp; Syst. <b>E99-D<\/b> (2016) 3172 (DOI: 10.1587\/transinf.2016edl8105).","DOI":"10.1587\/transinf.2016EDL8105"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Sun, <i>et al<\/i>.: \u201cAn energy-efficient and fast scheme for hybrid storage class memory in an AIoT terminal system,\u201d Electronics <b>9<\/b> (2020) 1013 (DOI: 10.3390\/electronics9061013).","DOI":"10.3390\/electronics9061013"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. Liu, <i>et al<\/i>.: \u201cFast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200090 (DOI: 10.1587\/elex.17.20200090).","DOI":"10.1587\/elex.17.20200090"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Joshi, <i>et al<\/i>.: \u201cDimming hybrid caches to assist in temperature control of chip multiprocessors,\u201d Proc. Great Lakes Symp. VLSI (2020) 487 (DOI: 10.1145\/3386263.3406951).","DOI":"10.1145\/3386263.3406951"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Sayed, <i>et al<\/i>.: \u201cDynamic behavior predictions for fast and efficient hybrid STT-MRAM caches,\u201d ACM J. Emerging Technologies in Computing Systems<b>17<\/b> (2021) 1 (DOI: 10.1145\/3423135).","DOI":"10.1145\/3423135"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Kuan, <i>et al<\/i>.: \u201cEnergy-efficient runtime adaptable L1 STT-RAM cache design,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2020) 1328 (DOI: 10.1109\/TCAD.2019.2912920).","DOI":"10.1109\/TCAD.2019.2912920"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D. Gajaria and T. Adegbija: \u201cARC: DVFS-aware asymmetric-retention STT-RAM caches for energy-efficient multicore processors,\u201d Proc. Internat. Symp. Memory Sys. (2019) 439 (DOI: 10.1145\/3357526.3357553).","DOI":"10.1145\/3357526.3357553"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M.P. Komalan, <i>et al<\/i>.: \u201cSystem level exploration of a STT-MRAM based level 1 data-cache,\u201d DATE (2015) (DOI: 10.7873\/date.2015.0551).","DOI":"10.7873\/DATE.2015.0551"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. Lai, <i>et al<\/i>.: \u201cDead-block prediction &amp; dead-block correlating prefetchers,\u201d Proc. 28th Annual Internat. Symp. Comp. Archit. <b>29<\/b> (2001) (DOI: 10.1109\/isca.2001.937443).","DOI":"10.1145\/379240.379259"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] E. Bhatia, <i>et al<\/i>.: \u201cPerceptron-based prefetch filtering,\u201d ISCA (2019) 1 (DOI: 10.1145\/3307650.3322207).","DOI":"10.1145\/3307650.3322207"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Palacharla and R.E. Kessler: \u201cEvaluating stream buffers as a secondary cache replacement,\u201d Proc. 21 Intern. Symp. Comp. Archit. (1994) (DOI: 10.1109\/ISCA.1994.288164).","DOI":"10.1145\/192007.192014"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] P. Michaud, \u201cBest-offset hardware prefetching,\u201d HPCA (2016) (DOI: 10.1109\/HPCA.2016.7446087).","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] N. Binkert, <i>et al<\/i>.: \u201cThe gem5 simulator,\u201d SIG ARCH Comput. Archit. News <b>39<\/b> (2011) 1 (DOI: 10.1145\/2024716.2024718).","DOI":"10.1145\/2024716.2024718"},{"key":"28","unstructured":"[28] SPEC CPU 2006 Benchmarks, http:\/\/www.spec.org\/cpu2006"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] S. Srinath, <i>et al<\/i>.: \u201cFeedback directed prefetching: improving the performance and bandwidth-efficiency of hardware prefetchers,\u201d (2006).","DOI":"10.1109\/HPCA.2007.346185"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H. Wim, <i>et al<\/i>.: \u201cNear-side prefetch throttling: adaptive prefetching for high-performance many-core processors,\u201d PACT (2018) 1 (DOI: doi.org\/10.1145\/3243176.3243181).","DOI":"10.1145\/3243176.3243181"},{"key":"31","unstructured":"[31] K. David: \u201cLockup-free instruction fetch\/prefetch cache organization,\u201d 25 years of the international symposia on Computer architecture (selected papers) (1998) 20 (DOI: 10.1145\/285930.285939)."},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] M. Ni, <i>et al<\/i>.: \u201cA novel prefetching scheme for non-volatile cache in the AIoT processor,\u201d 2020 5th Intern. Conf. Univ. Village (UV) (2020) (DOI: 10.1109\/UV50937.2020.9426214).","DOI":"10.1109\/UV50937.2020.9426214"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/3\/19_19.20210499\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T20:52:37Z","timestamp":1726433557000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/3\/19_19.20210499\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,10]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20210499","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2022,2,10]]},"article-number":"19.20210499"}}