{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:49:25Z","timestamp":1772120965638,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,3,25]]},"DOI":"10.1587\/elex.19.20210535","type":"journal-article","created":{"date-parts":[[2022,2,23]],"date-time":"2022-02-23T22:08:51Z","timestamp":1645654131000},"page":"20210535-20210535","source":"Crossref","is-referenced-by-count":1,"title":["A polynomial based valley search algorithm for 3D NAND flash memory"],"prefix":"10.1587","volume":"19","author":[{"given":"Runze","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"The University of Chinese Academy of Sciences"},{"name":"Yangtze Memory Technologies Co., Ltd."}]},{"given":"Ye","family":"Tian","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"The University of Chinese Academy of Sciences"}]},{"given":"Zhichao","family":"Du","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"The University of Chinese Academy of Sciences"},{"name":"Yangtze Memory Technologies Co., Ltd."}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Yangtze Memory Technologies Co., Ltd."}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"The University of Chinese Academy of Sciences"},{"name":"Yangtze Memory Technologies Co., Ltd."}]},{"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"The University of Chinese Academy of Sciences"},{"name":"Yangtze Memory Technologies Co., Ltd."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Cai, <i>et al<\/i>.: \u201cData retention in MLC NAND flash memory: characterization, optimization, and recovery,\u201d 2015 IEEE 21st International Symposium on High Performance Computer Architecture (2015) 551 (DOI: 10.1109\/HPCA.2015.7056062).","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Aritome: \u201cNAND flash memory technologies,\u201d IEEE Press Series on Microelectronic Systems (2015).","DOI":"10.1002\/9781119132639"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Cai, <i>et al<\/i>.: \u201cError characterization, mitigation, and recovery in flash-memory-based solid-state drives,\u201d Proc. IEEE <b>105<\/b> (2017) 1666 (DOI: 10.1109\/JPROC.2017.2713127).","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R. Micheloni, <i>et al<\/i>.: <i>Inside NAND Flash Memories<\/i> (Springer Netherlands, 2010).","DOI":"10.1007\/978-90-481-9431-5"},{"key":"5","unstructured":"[5] C. Kim, <i>et al<\/i>.: \u201c11.4A 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory,\u201d 2017 IEEE International Solid-State Circuits Conference (ISSCC) (2017) 202 (DOI: 10.1109\/ISSCC.2017.7870331)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Lee, <i>et al<\/i>.: \u201cA 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput,\u201d 2018 IEEE International Solid-State Circuits Conference (ISSCC) (2018) 340 (DOI: 10.1109\/ISSCC.2018.8310323).","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"7","unstructured":"[7] D. Kim, <i>et al<\/i>.: \u201c13.1A 1Tb 4b\/cell NAND flash memory with tPROG=2ms, tR=110\u03bcs and 1.2Gb\/s high-speed IO rate,\u201d 2020 IEEE International Solid-State Circuits Conference (ISSCC) (2020) 218 (DOI: 10.1109\/IMW51353.2021.9439600)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Zhang, <i>et al<\/i>.: \u201cA novel read scheme for read disturbance suppression in 3D NAND flash memory,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 1669 (DOI: 10.1109\/LED.2017.2765078).","DOI":"10.1109\/LED.2017.2765078"},{"key":"9","unstructured":"[9] H. M. Lee: U.S. Patent US20150113322A1 (2015)."},{"key":"10","unstructured":"[10] Y. Wu, <i>et al<\/i>.: U.S. Patent 8953373-B1 (2015)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. A. Aslam, <i>et al<\/i>.: \u201cDynamic write-level and read-level signal design for MLC NAND flash memory,\u201d Communication Systems, Networks &amp; Digital Signal Processing (CSNDSP) (2014) 336 (DOI: 10.1109\/CSNDSP.2014.6923850).","DOI":"10.1109\/CSNDSP.2014.6923850"},{"key":"12","unstructured":"[12] H. Maejima, <i>et al<\/i>.: \u201cA 512Gb 3b\/Cell 3D flash memory on a 96-word-line-layer technology,\u201d 2018 IEEE International Solid- State Circuits Conference (ISSCC) (2018) 336 (DOI: 10.1109\/ISSCC.2018.8310321)."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. A. Aslam, <i>et al<\/i>.: \u201cDecision-directed retention-failure recovery with channel update for MLC NAND flash memory,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 353 (DOI: 10.1109\/TCSI.2017.2714902).","DOI":"10.1109\/TCSI.2017.2714902"},{"key":"14","unstructured":"[14] S. H. Ku, <i>et al<\/i>.: \u201cError characterization and ECC usage relaxation beyond 20nm floating gate NAND flash memory,\u201d 2018 IEEE International Memory Workshop (IMW) (2018) 1 (DOI: 10.1109\/IMW.2018.8388829)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Zhang, <i>et al<\/i>.: \u201cExploiting error characteristic to optimize read voltage for 3-D NAND flash memory,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 5490 (DOI: 10.1109\/TED.2020.3030867).","DOI":"10.1109\/TED.2020.3030867"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Q. Li, <i>et al<\/i>.: \u201cShaving retries with sentinels for fast read over high-density 3D flash,\u201d 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2020) 483 (DOI: 10.1109\/MICRO50266.2020.00048).","DOI":"10.1109\/MICRO50266.2020.00048"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] P. Kumari, <i>et al<\/i>.: \u201cRadiation-induced error mitigation by read-retry technique for MLC 3-D NAND flash memory,\u201d IEEE Trans. Nuclear Sci. <b>68<\/b> (2021) 1032 (DOI: 10.1109\/TNS.2021.3052909).","DOI":"10.1109\/TNS.2021.3052909"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Zambelli, <i>et al<\/i>.: \u201cReliability challenges in 3D NAND flash memories,\u201d 2019 IEEE 11th International Memory Workshop (IMW) (2019) 1 (DOI: 10.1109\/IMW.2019.8739741).","DOI":"10.1109\/IMW.2019.8739741"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Q. Li, <i>et al<\/i>.: \u201cA fast read retry method for 3D NAND flash memories using novel valley search algorithm,\u201d IEICE Electron. Express <b>15<\/b> (2018) 1 (DOI: 10.1587\/elex.15.20180921).","DOI":"10.1587\/elex.15.20180921"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] C. Zhao, <i>et al<\/i>.: \u201cInvestigation of threshold voltage distribution temperature dependence in 3D NAND flash,\u201d IEEE Electron Device Lett. <b>40<\/b> (2019) 204 (DOI: 10.1109\/LED.2018.2886345).","DOI":"10.1109\/LED.2018.2886345"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G. Nicosia, <i>et al<\/i>.: \u201cImpact of cycling on random telegraph noise in 3-D NAND flash arrays,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 1175 (DOI: 10.1109\/LED.2018.2847341).","DOI":"10.1109\/LED.2018.2847341"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. L. Chou, <i>et al<\/i>.: \u201cPoly-silicon trap position and pass voltage effects on RTN amplitude in a vertical NAND flash cell string,\u201d IEEE Electron Device Lett. <b>37<\/b> (2016) 998 (DOI: 10.1109\/LED.2016.2585860).","DOI":"10.1109\/LED.2016.2585860"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] C. Woo, <i>et al<\/i>.: \u201cModeling of charge failure mechanisms during the short term retention depending on program\/erase cycle counts in 3-D NAND flash memories,\u201d 2020 IEEE International Reliability Physics Symposium (IRPS) (2020) 1 (DOI: 10.1109\/IRPS45951.2020.9129306).","DOI":"10.1109\/IRPS45951.2020.9129306"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Wu, <i>et al<\/i>.: \u201cExperimental investigation of threshold voltage temperature effect during cross-temperature write-read operations in 3-D NAND flash,\u201d IEEE J. Electron Devices Soc. <b>9<\/b> (2021) 22 (DOI: 10.1109\/JEDS.2020.3035648).","DOI":"10.1109\/JEDS.2020.3035648"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Freudenberger, <i>et al<\/i>.: \u201cEstimation of channel state information for non-volatile flash memories,\u201d 2017 IEEE 7th International Conference on Consumer Electronics-Berlin (ICCE-Berlin) (2017) 69 (DOI: 10.1109\/ICCE-Berlin.2017.8210594).","DOI":"10.1109\/ICCE-Berlin.2017.8210594"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R. Motwani: \u201cEstimation of flash memory level distributions using interpolation techniques for optimizing the read reference,\u201d 2015 IEEE Global Communications Conference (GLOBECOM) (2015) 1 (DOI: 10.1109\/GLOCOM.2015.7416949).","DOI":"10.1109\/GLOCOM.2015.7416949"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] D. Lee, <i>et al<\/i>.: \u201cEstimation of NAND flash memory threshold voltage distribution for optimum soft-decision error correction,\u201d IEEE Trans. Signal Process. <b>61<\/b> (2013) 440 (DOI: 10.1109\/TSP.2012.2222399).","DOI":"10.1109\/TSP.2012.2222399"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H. Li: \u201cModeling of threshold voltage distribution in NAND flash memory: a Monte Carlo method,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 3527 (DOI: 10.1109\/TED.2016.2593913).","DOI":"10.1109\/TED.2016.2593913"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T. Parnell, <i>et al<\/i>.: \u201cModelling of the threshold voltage distributions of sub-20nm NAND flash memory,\u201d 2014 IEEE Global Communications Conference (2014) 2351 (DOI: 10.1109\/GLOCOM.2014.7037159).","DOI":"10.1109\/GLOCOM.2014.7037159"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Cai, <i>et al<\/i>.: \u201cThreshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling,\u201d 2013 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) 1285 (DOI: 10.7873\/DATE.2013.266).","DOI":"10.7873\/DATE.2013.266"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/6\/19_19.20210535\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:02:18Z","timestamp":1715230938000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/6\/19_19.20210535\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,25]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20210535","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,25]]},"article-number":"19.20210535"}}