{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T09:42:14Z","timestamp":1768038134462,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,2,25]]},"DOI":"10.1587\/elex.19.20210571","type":"journal-article","created":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T22:11:20Z","timestamp":1643321480000},"page":"20210571-20210571","source":"Crossref","is-referenced-by-count":3,"title":["A digital background calibration technique for interstage gain nonlinearity in pipelined ADCs"],"prefix":"10.1587","volume":"19","author":[{"given":"Bowen","family":"Ding","sequence":"first","affiliation":[{"name":"Dept. of Information Science and Engineering, Southeast University"}]},{"given":"Peng","family":"Miao","sequence":"additional","affiliation":[{"name":"Dept. of Information Science and Engineering, Southeast University"}]},{"given":"Fei","family":"Li","sequence":"additional","affiliation":[{"name":"Dept. of Information Science and Engineering, Southeast University"}]},{"given":"Weiqi","family":"Gu","sequence":"additional","affiliation":[{"name":"Dept. of Information Science and Engineering, Southeast University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B. Murmann and B.E. Boser: \u201cA 12-bit 75-MS\/s pipelined ADC using open-loop residue amplification,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 2040 (DOI: 10.1109\/JSSC.2003.819167).","DOI":"10.1109\/JSSC.2003.819167"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.P. Keane, <i>et al<\/i>.: \u201cBackground interstage gain calibration technique for pipelined ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 32 (DOI: 10.1109\/TCSI.2004.839534).","DOI":"10.1109\/TCSI.2004.839534"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. Sun: \u201cExploiting process variation and noise in comparators to calibrate interstage gain nonlinearity in pipelined ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 685 (DOI: 10.1109\/TCSI.2011.2169854).","DOI":"10.1109\/TCSI.2011.2169854"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B.D. Sahoo and B. Razavi: \u201cA 12-bit 200-MHz CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2366 (DOI: 10.1109\/JSSC.2009.2024809).","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] B.D. Sahoo and B. Razavi: \u201cA 10-b 1-GHz 33-mW CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1442 (DOI: 10.1109\/JSSC.2013.2252518).","DOI":"10.1109\/JSSC.2013.2252518"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.H.W. Chiang, <i>et al<\/i>.: \u201cA 10-bit 800-MHz 19-mW CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 935 (DOI: 10.1109\/JSSC.2014.2300199).","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.M. Ali, <i>et al<\/i>.: \u201cA 14bit 1GS\/s RF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014): 2857 (DOI: 10.1109\/JSSC.2014.2361339).","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A.M. Ali, <i>et al<\/i>.: \u201cA 14-bit 2.5GS\/s and 5GS\/s RF sampling ADC with background calibration and dither,\u201d IEEE Symp. VLSI Circuits (2016) 1 (DOI: 10.1109\/VLSIC.2016.7573537).","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A.M. Ali, <i>et al<\/i>.: \u201cA 12-b 18-GS\/s RF sampling ADC with an integrated wideband track-and-hold amplifier and background calibration,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3210 (DOI: 10.1109\/JSSC.2020.3023882).","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C.K. Hsu, <i>et al<\/i>.: \u201cA pipeline SAR ADC with second-order interstage gain error shaping,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1032 (DOI: 10.1109\/JSSC.2019.2962140).","DOI":"10.1109\/JSSC.2019.2962140"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Ni, <i>et al<\/i>.: \u201cA 12bit 800MS\/s time-interleaving pipeline ADC in 65nm CMOS,\u201d IEEE Int. Conf. Electron. Devices Solid-State Circ. (2016) 391 (DOI: 10.1109\/EDSSC.2016.7785290).","DOI":"10.1109\/EDSSC.2016.7785290"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Panigada and I. Galton: \u201cDigital background correction of harmonic distortion in pipelined ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>53<\/b> (2006) 1885 (DOI: 10.1109\/TCSI.2006.880034).","DOI":"10.1109\/TCSI.2006.880034"},{"key":"13","unstructured":"[13] M.S. Wu and H.C. Hong: \u201cA digital background calibration scheme for pipelined ADCs using multiple-correlation estimation,\u201d IEEE Int. Symp. Circ. Syst. (2018) 1 (DOI: 10.1109\/ISCAS.2018.8351746)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Chiu, <i>et al<\/i>.: \u201cLeast mean square adaptive digital background calibration of pipelined analog-to-digital converters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>51<\/b> (2004) 38 (DOI: 10.1109\/TCSI.2003.821306).","DOI":"10.1109\/TCSI.2003.821306"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] I. Galton: \u201cDigital cancellation of D\/A converter noise in pipelined A\/D converters,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>47<\/b> (2000) 185 (DOI: 10.1109\/82.826744).","DOI":"10.1109\/82.826744"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] E. Siragusa and I. Galton: \u201cGain error correction technique for pipelined analogue-to-digital converters,\u201d Electron Lett. <b>36<\/b> (2000) 617 (DOI: 10.1049\/el:20000501).","DOI":"10.1049\/el:20000501"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Ming and S.H. Lewis: \u201cAn 8-bit 80-Msample\/s pipelined analog-to-digital converter with background calibration,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 1489 (DOI: 10.1109\/4.953477).","DOI":"10.1109\/4.953477"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Li and U.K. Moon: \u201cBackground calibration techniques for multistage pipelined ADCs with digital redundancy,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>50<\/b> (2003) 531 (DOI: 10.1109\/TCSII.2003.816921).","DOI":"10.1109\/TCSII.2003.816921"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] E. Siragusa and I. Galton: \u201cA digitally enhanced 1.8-V 15-bit 40-MSample\/s CMOS pipelined ADC,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2126 (DOI: 10.1109\/JSSC.2004.836230).","DOI":"10.1109\/JSSC.2004.836230"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] U.K. Moon and B.S. Song: \u201cBackground digital calibration techniques for pipelined ADC\u2019s,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>44<\/b> (1997) 102 (DOI: 10.1109\/82.554434).","DOI":"10.1109\/82.554434"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C.R. Grace, <i>et al<\/i>.: \u201cA 12b 80MS\/s pipelined ADC with bootstrapped digital calibration,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1038 (DOI: 10.1109\/JSSC.2005.845972).","DOI":"10.1109\/JSSC.2005.845972"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y.S. Shu and B.S. Song: \u201cA 15-bit linear 20-MS\/s pipelined ADC digitally calibrated with signal-dependent dithering,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 342 (DOI: 10.1109\/JSSC.2007.914260).","DOI":"10.1109\/JSSC.2007.914260"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M.M. Zhang, <i>et al<\/i>.: \u201cGain-error calibration of a pipelined ADC in an adaptively equalized baseband receiver,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>56<\/b> (2009) 768 (DOI: 10.1109\/TCSII.2009.2030365).","DOI":"10.1109\/TCSII.2009.2030365"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Wang, <i>et al<\/i>.: \u201cA 12-bit 20-Msample\/s pipelined analog-to-digital converter with nested digital background calibration,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1799 (DOI: 10.1109\/JSSC.2004.835826).","DOI":"10.1109\/JSSC.2004.835826"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Miyahara, <i>et al<\/i>.: \u201cA 14b 60MS\/s pipelined ADC adaptively cancelling opamp gain and nonlinearity,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2013) 416 (DOI: 10.1109\/JSSC.2013.2289902).","DOI":"10.1109\/JSSC.2013.2289902"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Yuan, <i>et al<\/i>: \u201cAn interpolation-based calibration architecture for pipeline ADC with nonlinear error,\u201d IEEE Trans. Instrum. Meas. <b>61<\/b> (2011) 17 (DOI: 10.1109\/MSSC.2017.2771106).","DOI":"10.1109\/TIM.2011.2161026"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Van de Vel, <i>et al<\/i>.: \u201cA 1.2-V 250-mW 14-b 100-MS\/s digitally calibrated pipeline ADC in 90-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1047 (DOI: 10.1109\/JSSC.2009.2014702).","DOI":"10.1109\/JSSC.2009.2014702"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J.A. McNeill, <i>et al<\/i>.: \u201cDigital background-calibration algorithm for \u201cSplit ADC\u201d architecture,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2008) 294 (DOI: 10.1109\/TCSI.2008.2001830).","DOI":"10.1109\/TCSI.2008.2001830"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] I. Ahmed and D.A. Johns: \u201cAn 11-bit 45MS\/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1626 (DOI: 10.1109\/JSSC.2008.923724).","DOI":"10.1109\/JSSC.2008.923724"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] L. Brooks and H.S. Lee: \u201cBackground calibration of pipelined ADCs via decision boundary gap estimation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 2969 (DOI: 10.1109\/TCSI.2008.925373).","DOI":"10.1109\/TCSI.2008.925373"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/4\/19_19.20210571\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,26]],"date-time":"2022-02-26T04:15:15Z","timestamp":1645848915000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/4\/19_19.20210571\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,25]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20210571","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2,25]]},"article-number":"19.20210571"}}