{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T06:50:20Z","timestamp":1648709420529},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,3,25]]},"DOI":"10.1587\/elex.19.20220004","type":"journal-article","created":{"date-parts":[[2022,1,20]],"date-time":"2022-01-20T22:12:06Z","timestamp":1642716726000},"page":"20220004-20220004","source":"Crossref","is-referenced-by-count":0,"title":["Energy-efficient Fe-based FET logic in LUT circuit with transistor reduction technique"],"prefix":"10.1587","volume":"19","author":[{"given":"Zhijie","family":"Chen","sequence":"first","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Zhiyuan","family":"Gao","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Peiyuan","family":"Wan","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. M\u00fcller, <i>et al<\/i>.: \u201cFerroelectric hafnium oxide: a CMOS-compatible and highly scalable approach to future ferroelectric memories,\u201d IEEE International Electron Devices Meeting (IEDM) Tech. Dig. (2013) 10.8.1 (DOI: 10.1109\/iedm.2013.6724605).","DOI":"10.1109\/IEDM.2013.6724605"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Chen: \u201cEmerging nonvolatile memory (NVM) technologies,\u201d 2015 45th European Solid State Device Research Conference (ESSDERC) (2015) 109 (DOI: 10.1109\/essderc.2015.7324725).","DOI":"10.1109\/ESSDERC.2015.7324725"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Pesic, <i>et al<\/i>.: \u201cReliability aspects of novel anti-ferroelectric non-volatile memories compared to hafnia based ferroelectric memories,\u201d IEEE International Integrated Reliability Workshop (IIRW) 2017 (2017) 1 (DOI: 10.1109\/iirw.2017.8361237).","DOI":"10.1109\/IIRW.2017.8361237"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K.-T. Chen, <i>et al<\/i>.: \u201cNon-volatile ferroelectric FETs using 5-nm Hf0.5Zr0.5O2 with high data retention and read endurance for 1T memory applications,\u201d IEEE Electron Device Lett. <b>40<\/b> (2019) 399 (DOI: 10.1109\/led.2019.2896231).","DOI":"10.1109\/LED.2019.2896231"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Z. Wang, <i>et al<\/i>., \u201cExperimental demonstration of ferroelectric spiking neurons for unsupervised clustering,\u201d 2018 IEEE International Electron Devices Meeting (IEDM) (2018) 13.3.1 (DOI: 10.1109\/IEDM.2018.8614586).","DOI":"10.1109\/IEDM.2018.8614586"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Fang, <i>et al<\/i>.: \u201cNeuro-mimetic dynamics of a ferroelectric FET-based spiking neuron,\u201d IEEE Electron Device Lett. <b>40<\/b> (2019) 1213 (DOI: 10.1109\/led.2019.2914882).","DOI":"10.1109\/LED.2019.2914882"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Liang, <i>et al<\/i>.: \u201cAnalysis of DIBL effect and negative resistance performance for NCFET based on a compact SPICE model,\u201d IEEE Trans. Electron Devices <b>65<\/b> (2018) 5525 (DOI: 10.1109\/TED.2018.2875661).","DOI":"10.1109\/TED.2018.2875661"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Liang, <i>et al<\/i>.: \u201cUtilization of negative-capacitance FETs to boost analog circuit performances,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2855 (DOI: 10.1109\/TVLSI.2019.2932268).","DOI":"10.1109\/TVLSI.2019.2932268"},{"key":"9","unstructured":"[9] Altera: \u201cFPGA Architecture: White Paper,\u201d Tech. Rep. (2006)https:\/\/www.altera.com\/enUS\/pdfs\/literature\/wp\/wp-01003.pdf"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X. Chen, <i>et al<\/i>.: \u201cNonvolatile lookup table design based on ferroelectric field-effect transistors,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2018) (DOI: 10.1109\/iscas.2018.8351375).","DOI":"10.1109\/ISCAS.2018.8351375"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] X. Chen, <i>et al<\/i>.: \u201cPower and area efficient FPGA building blocks based on ferroelectric FETs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 1780 (DOI: 10.1109\/TCSI.2018.2874880).","DOI":"10.1109\/TCSI.2018.2874880"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. D\u00fcnkel, <i>et al<\/i>.: \u201cA FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond,\u201d International Electron Devices Meeting (IEDM) Tech. Dig. (2017) 19.7.1 (DOI: 10.1109\/iedm.2017.8268425).","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Ni, <i>et al<\/i>.: \u201cWrite disturb in ferroelectric FETs and its implication for 1T-FeFET AND memory arrays,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 1656 (DOI: 10.1109\/led.2018.2872347).","DOI":"10.1109\/LED.2018.2872347"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Zand, <i>et al<\/i>.: \u201cEnergy-efficient nonvolatile reconfigurable logic using spin hall effect-based lookup tables,\u201d IEEE Trans. Nanotechnol. <b>16<\/b> (2017) 32 (DOI: 10.1109\/tnano.2016.2625749).","DOI":"10.1109\/TNANO.2016.2625749"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] D. Reis, <i>et al<\/i>.: \u201cDesign and analysis of an ultra-dense, low-leakage, and fast FeFET-based random access memory array,\u201d IEEE J. Explor. Solid-State Computat. <b>5<\/b> (2019) 103 (DOI: 10.1109\/JXCDC.2019.2930284).","DOI":"10.1109\/JXCDC.2019.2930284"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] K. Kaczmarek, <i>et al<\/i>.: \u201cUnderstanding the memory window in 1T-FeFET memories: a depolarization field perspective,\u201d 2021 IEEE International Memory Workshop (IMW) (2021) 1 (DOI: 10.1109\/IMW51353.2021.9439597).","DOI":"10.1109\/IMW51353.2021.9439597"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Trentzsch, <i>et al<\/i>.: \u201cA 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs,\u201d 2016 IEEE International Electron Devices Meeting (IEDM) (2016) 11.5.1 (DOI: 10.1109\/IEDM.2016.7838397).","DOI":"10.1109\/IEDM.2016.7838397"},{"key":"18","unstructured":"[18] S. George, <i>et al<\/i>., \u201cNonvolatile memory design based on ferroelectric FETs,\u201d Proc. 53nd ACM\/EDAC\/IEEE Design Autom. Conf. (DAC)(2016) 1 (DOI: 10.1145\/2897937.2898050)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Khan, <i>et al<\/i>.: \u201cFerroelectric negative capacitance MOSFET: Capacitance tuning &amp; antiferroelectric operation,\u201d IEEE International Electron Devices Meeting (IEDM) (2011) (DOI: 10.1109\/iedm.2011.6131532).","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Jo and C. Shin: \u201cNegative capacitance field effect transistor with hysteresis-free sub-60-mV\/decade switching,\u201d IEEE Electron Device Lett. <b>37<\/b> (2016) 245 (DOI: 10.1109\/led.2016.2523681).","DOI":"10.1109\/LED.2016.2523681"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A.I. Khan, <i>et al<\/i>.: \u201cFerroelectric negative capacitance MOSFET: Capacitance tuning &amp; antiferroelectric operation,\u201d 2011 International Electron Devices Meeting (2011) 11.3.1 (DOI: 10.1109\/iedm.2011.6131532).","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Aziz, <i>et al<\/i>.: \u201cPhysics-based circuit-compatible SPICE model for ferroelectric transistors,\u201d IEEE Electron Device Lett. <b>37<\/b> (2016) 805 (DOI: 10.1109\/led.2016.2558149).","DOI":"10.1109\/LED.2016.2558149"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Seo, <i>et al<\/i>.: \u201cAnalysis of drain-induced barrier rising in short-channel negative-capacitance FETs and its applications,\u201d IEEE Trans. Electron Devices <b>64<\/b> (2017) 1793 (DOI: 10.1109\/ted.2017.2658673).","DOI":"10.1109\/TED.2017.2658673"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Salahuddin and S. Datta: \u201cUse of negative capacitance to provide voltage amplification for low power nanoscale devices,\u201d Nano Lett. <b>8<\/b> (2008) 405 (DOI: 10.1021\/nl071804g).","DOI":"10.1021\/nl071804g"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Wu: \u201cA new ferroelectric memory device, metal-ferroelectric semiconductor transistor,\u201d IEEE Trans. Electron Device <b>21<\/b> (1974) 499 (DOI: 10.1109\/t-ed.1974.17955).","DOI":"10.1109\/T-ED.1974.17955"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. George, <i>et al<\/i>.: \u201cDevice circuit co design of FEFET based logic for low voltage processors,\u201d 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016) (DOI: 10.1109\/isvlsi.2016.116).","DOI":"10.1109\/ISVLSI.2016.116"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] X. Li, <i>et al<\/i>.: \u201cEnabling energy-efficient nonvolatile computing with negative capacitance FET,\u201d IEEE Trans. Electron Devices <b>64<\/b> (2017) 3452 (DOI: 10.1109\/TED.2017.2716338).","DOI":"10.1109\/TED.2017.2716338"},{"key":"28","unstructured":"[28] T.P. Ma and N. Gong: \u201cRetention and endurance of FeFET memory cells,\u201d 2019 IEEE 11th International Memory Workshop (IMW) (2019) 1 (DOI: 10.1109\/IMW.2019.8739726)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] W.-X. Yu and P. Su: \u201cDesign space exploration considering back-gate biasing effects for 2D negative-capacitance field-effect transistors,\u201d IEEE Trans. Electron Devices <b>64<\/b> (2017) 3476 (DOI: 10.1109\/TED.2017.2714687).","DOI":"10.1109\/TED.2017.2714687"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C.-P. Lo, <i>et al<\/i>.: \u201cA ReRAM macro using dynamic trip-point-mismatch sampling current-mode sense amplifier and low-DC voltage-mode WRITE-termination scheme against resistance and WRITE-delay variation,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 584 (DOI: 10.1109\/jssc.2018.2873588).","DOI":"10.1109\/JSSC.2018.2873588"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/6\/19_19.20220004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,26]],"date-time":"2022-03-26T03:31:57Z","timestamp":1648265517000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/6\/19_19.20220004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,25]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220004","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,25]]},"article-number":"19.20220004"}}