{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T09:43:02Z","timestamp":1771062182403,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,3,10]]},"DOI":"10.1587\/elex.19.20220038","type":"journal-article","created":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T22:09:27Z","timestamp":1643839767000},"page":"20220038-20220038","source":"Crossref","is-referenced-by-count":2,"title":["A 240\u03bcW 17bit ENOB \u0394\u03a3 modulator using 2nd-order noise-shaped integrating quantizer"],"prefix":"10.1587","volume":"19","author":[{"given":"Kunyu","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]},{"given":"Wenjing","family":"Xu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]},{"given":"Chengbin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]},{"given":"Man-Kay","family":"Law","sequence":"additional","affiliation":[{"name":"University of Macau"}]},{"given":"Li","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]},{"given":"Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]},{"given":"Jie","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Science"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Lee, <i>et al<\/i>.: \u201cA CMOS image sensor with non-memory capacitor two-step single slope ADC for high frame rate,\u201d IEEE International Soc Design Conference (2015) (DOI: 10.1109\/ISOCC.2015.7401723).","DOI":"10.1109\/ISOCC.2015.7401723"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M.R. Elmezayen, <i>et al<\/i>.: \u201cSingle-slope look-ahead ramp ADC for CMOS image sensors,\u201d IEEE Trans. Circuit Syst. I, Reg. Papers <b>67<\/b> (2020) 4484 (DOI: 10.1109\/TCSI.2020.3007882).","DOI":"10.1109\/TCSI.2020.3007882"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Peng and T. Chu: \u201cA 10.7b 300MS\/s two-step digital-slope ADC in 65nm CMOS,\u201d IEEE Trans. Circuit Syst. I, Reg. Papers <b>67<\/b> (2020) 2948 (DOI: 10.1109\/TCSI.2020.2987697).","DOI":"10.1109\/TCSI.2020.2987697"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Liang, <i>et al<\/i>.: \u201cA 9.1ENOB 200MS\/s asynchronous SAR ADC with hybrid single-ended\/differential DAC in 55-nm CMOS for image sensing signals,\u201d IEEE Sensors J. <b>18<\/b> (2018) 7130 (DOI: 10.1109\/JSEN.2018.2856103).","DOI":"10.1109\/JSEN.2018.2856103"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Liu, <i>et al<\/i>.: \u201cA 13-bit 0.005-mm<sup>2<\/sup> 40MS\/s SAR ADC with kT\/C noise cancellation,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3260 (DOI: 10.1109\/JSSC.2020.3016656).","DOI":"10.1109\/JSSC.2020.3016656"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Tang, <i>et al<\/i>.: \u201cA 108-dB SNDR 2-1 MASH \u0394\u03a3 modulator with first-stage multibit for audio application,\u201d IEEE 3rd International Conference on Integrated Circuits and Microsystems (2018) (DOI: 10.1109\/ICAM.2018.8596380).","DOI":"10.1109\/ICAM.2018.8596380"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] B. Gonen, <i>et al<\/i>.: \u201cA continuous-time zoom ADC for low-power audio applications,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2017) 1023 (DOI: 10.1109\/JSSC.2019.2959480).","DOI":"10.1109\/JSSC.2019.2959480"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Karmakar, <i>et al<\/i>.: \u201cA 280\u03bcW dynamic-zoom ADC with 120dB DR and 118dB SNDR in 1kHz BW,\u201d IEEE Int. Solid-State Circuits Conf. (2018) (DOI: 10.1109\/ISSCC.2018.8310272).","DOI":"10.1109\/ISSCC.2018.8310272"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Gharbiya and D.A. Johns: \u201cA 12-bit 3.125-MHz bandwidth 0-3 MASH delta-sigma modulator,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2010 (DOI: 10.1109\/JSSC.2009.2021916).","DOI":"10.1109\/JSSC.2009.2021916"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] L. Breems, <i>et al<\/i>.: \u201cA cascaded continuous-time \u0394\u03a3 modulator with 67-dB dynamic range in 10-MHz bandwidth,\u201d IEEE J. Solid-State Circuits <b>39<\/b>(2004) 2152 (DOI: 10.1109\/JSSC.2004.836245).","DOI":"10.1109\/JSSC.2004.836245"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Zhuang, <i>et al<\/i>.: \u201cA second-order noise-shaping SAR ADC with passive integrator and tri-level voting,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1636 (DOI: 10.1109\/JSSC.2019.2900150).","DOI":"10.1109\/JSSC.2019.2900150"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] P. Yi, <i>et al<\/i>.: \u201cA 625kHz-BW, 79.3dB-SNDR second-order noise-shaping SAR using high-efficiency error-feedback structure,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs (2021) (DOI: 10.1109\/TCSII.2021.3121245).","DOI":"10.1109\/TCSII.2021.3121245"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] L. Jie, <i>et al<\/i>.: \u201cA cascaded noise-shaping SAR architecture for robust order extension,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3236 (DOI: 10.1109\/JSSC.2020.3019487).","DOI":"10.1109\/JSSC.2020.3019487"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Kim, <i>et al<\/i>.: \u201cA 7.2mW 75.3dB SNDR 10MHz BW CT delta-sigma modulator using Gm-C-based noise-shaped quantizer and digital integrator,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1840 (DOI: 10.1109\/JSSC.2016.2571671).","DOI":"10.1109\/JSSC.2016.2571671"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T. Kim, <i>et al<\/i>.: \u201cA 4th-order continuous-time delta-sigma modulator using 6-bit double noise-shaped quantizer,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3248 (DOI: 10.1109\/JSSC.2017.2734906).","DOI":"10.1109\/JSSC.2017.2734906"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T. Oh, <i>et al<\/i>.: \u201cA second-order \u0394\u03a3 ADC using noise-shaped two-step integrating quantizer,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1465 (DOI: 10.1109\/JSSC.2013.2257491).","DOI":"10.1109\/JSSC.2013.2257491"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] N. Maghari and U. Moon: \u201cA third-order DT \u0394\u03a3 modulator using noise-shaped bi-directional single-slope quantizer,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2011) 2882 (DOI: 10.1109\/JSSC.2011.2164964).","DOI":"10.1109\/JSSC.2011.2164964"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] E. Prefasi, <i>et al<\/i>.: \u201cSecond-order multibit \u0394\u03a3 ADC using a pulse-width modulated DAC and an integrating quantizer,\u201d Proc. 16th IEEE Int. Conf. Electtron. Circuits Syst. (2009) 37 (DOI: 10.1109\/ICECS.2009.5410951).","DOI":"10.1109\/ICECS.2009.5410951"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Straayer and M. Perrot: \u201cA 12-bit, 10-MHz bandwidth, continuous-time \u0394\u03a3 ADC with a 5-bit, 950-MS\/s VCO-based quantizer,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 805 (DOI: 10.1109\/JSSC.2008.917500).","DOI":"10.1109\/JSSC.2008.917500"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Park and M. Perrot: \u201cA 78dB SNDR 87mW 20MHz bandwidth continuous-time \u0394\u03a3 ADC with VCO-based integrator and quantizer implemented in 0.13\u03bcm CMOS,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3344 (DOI: 10.1109\/JSSC.2009.2032703).","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Kornfeld and G. May: \u201cDVB-H and IP datacast-broadcast to handheld devices,\u201d IEEE Trans. Broadcast. <b>53<\/b> (2007) 161 (DOI: 10.1109\/TBC.2006.889210).","DOI":"10.1109\/TBC.2006.889210"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S.R. Norsworthy, <i>et al<\/i>.: <i>Delta-Sigma Data Converters<\/i> (IEEE Press, 1996).","DOI":"10.1109\/9780470544358"},{"key":"23","unstructured":"[23] J. Koh, <i>et al<\/i>.: \u201cA 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2nd-order DS ADC for WCDMA in 90nm CMOS,\u201d IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2005) 170 (DOI: 10.1109\/ISSCC.2005.1493923)."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K. Lee, <i>et al<\/i>.: \u201cAn 8.1mW, 82dB Delta-Sigma ADC with 1.9MHz BW and 98dB THD,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2202 (DOI: 10.1109\/JSSC.2009.2022298).","DOI":"10.1109\/JSSC.2009.2022298"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] E. Bonizzoni, <i>et al<\/i>.: \u201cThird-order \u0394\u03a3 modulator with 61dB SNR and 6MHz bandwidth consuming 6mW,\u201d ESSCIRC (2008) (DOI: 10.1109\/ESSCIRC.2008.4681831).","DOI":"10.1109\/ESSCIRC.2008.4681831"},{"key":"26","unstructured":"[26] W.M.C. Sansen: <i>Analog Design Essentials<\/i>, (McGraw-Hill, Boston, 2006)."},{"key":"27","unstructured":"[27] Y. Cheng <i>et al<\/i>.: \u201cTranslinear loop principle and identification of the translinear loops,\u201d IEEE Asia Pacific Conference on Circuits and Systems (2006) (DOI: 10.1109\/APCCAS.2006.342086)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] B. Gilbert: \u201cTranslinear circuits: a proposed classification,\u201d Electron. Lett. <b>11<\/b> (1975) 14 (DOI: 10.1049\/el: 19750011).","DOI":"10.1049\/el:19750011"},{"key":"29","unstructured":"[29] T.S. Gotarredona, <i>et al<\/i>.: \u201cA general subthreshold MOS translinear theorem,\u201d Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI <b>2<\/b> (1999) 302 (DOI: 10.1109\/ISCAS.1999.780717)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Van Elzakker: \u201cA 1.9\u03bcW 4.4fJ\/conversion-step 10b 1MS\/s charge-redistribution ADC,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2008) 244 (DOI: 10.1109\/ISSCC.2008.4523148).","DOI":"10.1109\/ISSCC.2008.4523148"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/5\/19_19.20220038\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,12]],"date-time":"2022-03-12T04:00:40Z","timestamp":1647057640000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/5\/19_19.20220038\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,10]]},"references-count":30,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220038","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,10]]},"article-number":"19.20220038"}}