{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:56:36Z","timestamp":1761648996182},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1587\/elex.19.20220064","type":"journal-article","created":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T22:09:33Z","timestamp":1646777373000},"page":"20220064-20220064","source":"Crossref","is-referenced-by-count":3,"title":["A digital foreground calibration method for SAR ADCs with redundancy"],"prefix":"10.1587","volume":"19","author":[{"given":"Shuang","family":"Xie","sequence":"first","affiliation":[{"name":"School of Microelectronics, Shandong University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Xu, <i>et al<\/i>.: \u201cDigitally calibrated 768-kS\/s 10-b minimum-size SAR ADC array with dithering,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2129 (DOI: 10.1109\/jssc.2012.2198350).","DOI":"10.1109\/JSSC.2012.2198350"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] E.-C. Lee, <i>et al<\/i>.: \u201cCalibrated 10 b 28nm CMOS SAR ADC based on integer-based split capacitors,\u201d Electron. Lett. <b>54<\/b> (2018) 414 (DOI: 10.1049\/el.2017.4714).","DOI":"10.1049\/el.2017.4714"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.M. Chen and R.W. Brodersen: \u201cA 6-bit 600-MS\/s 5.3-mW asynchronous ADC in 0.13-\u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2669 (DOI: 10.1109\/jssc.2006.884231).","DOI":"10.1109\/JSSC.2006.884231"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Sunny, <i>et al<\/i>.: \u201cA 4.06mW 10-bit 150MS\/s SAR ADC with 1.5-bit\/cycle operation for medical imaging applications,\u201d IEEE Sensors J. <b>18<\/b> (2018) 4553 (DOI: 10.1109\/jsen.2018.2825400).","DOI":"10.1109\/JSEN.2018.2825400"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J.H. Tsai, <i>et al<\/i>.: \u201cA 0.003mm 10 b 240MS\/s 0.7mW SAR ADC in 28nm CMOS with digital error correction and correlated-reversed switching,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1382 (DOI: 10.1109\/jssc.2015.2413850).","DOI":"10.1109\/JSSC.2015.2413850"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.H. Cho, <i>et al<\/i>.: \u201cA 550-\u03bcW 10-b 40-MS\/s SAR ADC with multistep addition-only digital error correction,\u201d IEEE J. Solid-State Circuits <b>46<\/b>(2011) 1881 (DOI: 10.1109\/jssc.2011.2151450).","DOI":"10.1109\/JSSC.2011.2151450"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Liu, <i>et al<\/i>.: \u201cA 10b 100MS\/s 1.13mW SAR ADC with binary-scaled error compensation,\u201d 2010 IEEE International Solid-State Circuits Conference (ISSCC) (2010) 386 (DOI: 10.1109\/isscc.2010.5433970).","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Arai, <i>et al<\/i>.: \u201c6.9A 1.1\u03bcm 33Mpixel 240fps 3D-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters,\u201d 2016 IEEE International Solid-State Circuits Conference (ISSCC) (2016) 126 (DOI: 10.1109\/isscc.2016.7417939).","DOI":"10.1109\/ISSCC.2016.7417939"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Yasue, <i>et al<\/i>.: \u201cA 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode,\u201d 2018 IEEE International Solid - State Circuits Conference (ISSCC) (2018) 90 (DOI: 10.1109\/isscc.2018.8310198).","DOI":"10.1109\/ISSCC.2018.8310198"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] I. Park, <i>et al<\/i>.: \u201c5.4A 76mW 500fps VGA CMOS image sensor with time-stretched single-slope ADCs achieving 1.95e<sup>-<\/sup> random noise,\u201d 2019 IEEE International Solid-State Circuits Conference (ISSCC) (2019) 100 (DOI: 10.1109\/isscc.2019.8662388).","DOI":"10.1109\/ISSCC.2019.8662388"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K.D. Choo, <i>et al<\/i>.: \u201c5.2 Energy-efficient low-noise CMOS image sensor with capacitor array-assisted charge-injection SAR adc for motion-triggered low-power IoT applications,\u201d 2019 IEEE International Solid- State Circuits Conference (ISSCC) (2019) 96 (DOI: 10.1109\/isscc.2019.8662306).","DOI":"10.1109\/ISSCC.2019.8662306"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Oike, et al.: \u201c8.3M-Pixel 480-fps global-shutter CMOS image sensor with gain-adaptive column ADCs and chip-on-chip stacked integration,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 985 (DOI: 10.1109\/jssc.2016.2639741).","DOI":"10.1109\/JSSC.2016.2639741"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Kobayashi, <i>et al<\/i>.: \u201cA 1.8e<sup>-<\/sup><sub>rms<\/sub> temporal noise over 110-dB-dynamic range 3.4\u03bcm pixel pitch global-shutter CMOS image sensor with dual-gain amplifiers SS-ADC, light guide structure, and multiple-accumulation shutter,\u201d IEEE J Solid-State Circuits <b>53<\/b> (2018) 219 (DOI: 10.1109\/jssc.2017.2737143).","DOI":"10.1109\/JSSC.2017.2737143"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Kim, <i>et al<\/i>.: \u201cA delta-readout scheme for low-power CMOS image sensors with multi-column-parallel SAR ADCs,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2262 (DOI: 10.1109\/jssc.2016.2581819).","DOI":"10.1109\/JSSC.2016.2581819"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C. Liu, \u201c27.4A 0.35mW 12b 100MS\/s SAR-assisted digital slope ADC in 28nm CMOS,\u201d 2016 IEEE International Solid-State Circuits Conference (ISSCC) (2016) 462 (DOI: 10.1109\/isscc.2016.7418107).","DOI":"10.1109\/ISSCC.2016.7418107"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. McNeill, <i>et al<\/i>.: \u201cAll-digital background calibration of a successive approximation ADC using the \u2018split ADC\u2019 architecture,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 2355 (DOI: 10.1109\/tcsi.2011.2123590).","DOI":"10.1109\/TCSI.2011.2123590"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.-S. Shin and O.-K. Kwon: \u201c14-bit two-step successive approximation ADC with calibration circuit for high-resolution CMOS imagers,\u201d Electron. Lett. <b>47<\/b> (2011) 790 (DOI: 10.1049\/el.2011.1351).","DOI":"10.1049\/el.2011.1351"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] T. Kim and Y. Chae: \u201cA 2MHz BW buffer-embedded noise-shaping SAR ADC achieving 73.8dB SNDR and 87.3dB SFDR,\u201d 2019 IEEE Custom Integrated Circuits Conference (CICC) (2019) 1 (DOI: 10.1109\/cicc.2019.8780230).","DOI":"10.1109\/CICC.2019.8780230"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J.A. Fredenburg and M.P. Flynn: \u201cA 90-MS\/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2898 (DOI: 10.1109\/jssc.2012.2217874).","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Schierer: <i>Understanding Delta-sigma Converters<\/i>: (Wiley, USA, 2005) (DOI: 10.1109\/9780470546772).","DOI":"10.1109\/9780470546772"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G.M. Salgado, <i>et al<\/i>.: \u201cRecent advances and trends in noise shaping SAR ADCs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 545 (DOI: 10.1109\/tcsii.2020.3046170).","DOI":"10.1109\/TCSII.2020.3046170"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] L. Jie, <i>et al<\/i>.: \u201c9.4A 4th-order cascaded-noise-shaping SAR ADC with 88dB SNDR over 100kHz bandwidth,\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2020) 160 (DOI: 10.1109\/isscc19947.2020.9062905).","DOI":"10.1109\/ISSCC19947.2020.9062905"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Z. Jiao, <i>et al<\/i>.: \u201cA configurable noise-shaping band-pass SAR ADC with two-stage clock-controlled amplifier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 3728 (DOI: 10.1109\/tcsi.2020.3012998).","DOI":"10.1109\/TCSI.2020.3012998"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Lin, <i>et al<\/i>.: \u201c20.2A 40MHz-BW 320MS\/s passive noise-shaping SAR ADC with passive signal-residue summation in 14nm FinFET,\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2019) 330 (DOI: 10.1109\/isscc.2019.8662299).","DOI":"10.1109\/ISSCC.2019.8662299"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Liu, et al.: \u201c9.3A 40kHz-BW 90dB-SNDR noise-shaping SAR with 4<i>\u00d7<\/i> passive gain and 2nd-order mismatch error shaping,\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2020) 158 (DOI: 10.1109\/isscc19947.2020.9063159).","DOI":"10.1109\/ISSCC19947.2020.9063159"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] W. Guo and N. Sun: \u201cA 12b-ENOB 61\u03bcW noise-shaping SAR ADC with a passive integrator,\u201d Proc. ESSCIRC Conf. 42nd Eur. Solid-State Circuits Conf. (2016) 405 (DOI: 10.1109\/esscirc.2016.7598327).","DOI":"10.1109\/ESSCIRC.2016.7598327"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Zhang, <i>et al<\/i>.: \u201cA 2nd-order noise-shaping SAR ADC with lossless dynamic amplifier assisted integrator,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1819 (DOI: 10.1109\/tcsii.2019.2957727).","DOI":"10.1109\/TCSII.2019.2957727"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H. Zhuang, <i>et al<\/i>.: \u201cA second-order noise-shaping SAR ADC with passive integrator and tri-level voting,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1636 (DOI: 10.1109\/jssc.2019.2900150).","DOI":"10.1109\/JSSC.2019.2900150"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M. Miyahara and A. Matsuzawa: \u201cAn 84dB dynamic range 62.5-625kHz bandwidth clock-scalable noise-shaping SAR ADC with open-loop integrator using dynamic amplifier,\u201d Proc. IEEE Custom Integr. Circuits Conf. (CICC) (2017) 1 (DOI: 10.1109\/cicc.2017.7993655).","DOI":"10.1109\/CICC.2017.7993655"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C. Liu and M. Huang: \u201c28.1A 0.46mW 5MHz-BW 79.7dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter,\u201d 2017 IEEE International Solid-State Circuits Conference (ISSCC) (2017) 466 (DOI: 10.1109\/isscc.2017.7870463).","DOI":"10.1109\/ISSCC.2017.7870463"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Li, <i>et al<\/i>.: \u201cA 13-ENOB second-order noise-shaping SAR ADC realizing optimized NTF zeros using the error-feedback structure,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3484 (DOI: 10.1109\/jssc.2018.2871081).","DOI":"10.1109\/JSSC.2018.2871081"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] Q. Zhang, <i>et al<\/i>.: \u201cA second-order noise-shaping SAR ADC using two passive integrators separated by the comparator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 227 (DOI: 10.1109\/tvlsi.2020.3033415).","DOI":"10.1109\/TVLSI.2020.3033415"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220064\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T05:04:50Z","timestamp":1651295090000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220064\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":32,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220064","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4,25]]},"article-number":"19.20220064"}}