{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T16:19:24Z","timestamp":1726762764261},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1587\/elex.19.20220067","type":"journal-article","created":{"date-parts":[[2022,3,23]],"date-time":"2022-03-23T22:08:51Z","timestamp":1648073331000},"page":"20220067-20220067","source":"Crossref","is-referenced-by-count":4,"title":["HFOD: A hardware-friendly quantization method for object detection on embedded FPGAs"],"prefix":"10.1587","volume":"19","author":[{"given":"Fei","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of Aeronautics and Astronautics, Northwestern Polytechnic University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyang","family":"Gao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaming","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peining","family":"Zhen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai-Bao","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Yan","sequence":"additional","affiliation":[{"name":"Institute of Aeronautics and Astronautics, Northwestern Polytechnic University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Ren, <i>et al<\/i>.: \u201cFaster R-CNN towards real-time object detection with region proposal networks,\u201d Advances in Neural Information Processing Systems (2015) 91."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] W. Liu, <i>et al<\/i>.: \u201cSSD: single shot multibox detector,\u201d European Conference on Computer Vision (2016) 21 (DOI: 10.1007\/978-3-319-46448-0_2).","DOI":"10.1007\/978-3-319-46448-0_2"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Redmon and A. Farhadi: \u201cYOLO9000: better, faster, stronger,\u201d The IEEE Conference on Computer Vision and Pattern Recognition (2017) 7263 (DOI: 10.1109\/cvpr.2017.690).","DOI":"10.1109\/CVPR.2017.690"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.J. Shafiee, <i>et al<\/i>.: \u201cFast YOLO: a fast you only look once system for real-time embedded object detection in video,\u201d arXiv preprint (2017) arXiv: 1709.05943 (DOI: 10.48550\/arXiv.1709.05943).","DOI":"10.15353\/vsnl.v3i1.171"},{"key":"5","unstructured":"[5] B. Veytsman: \u201cacmart--Class for typesetting publications of ACM,\u201d http:\/\/www.ctan.org\/pkg\/acmart"},{"key":"6","unstructured":"[6] G. Zhou, <i>et al<\/i>.: <i>Body Sensor Networks<\/i> (MIT Press, Cambridge, MA, 2008)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Canis, <i>et al<\/i>.: \u201cLegUp: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems,\u201d ACM Transactions on Embedded Computing Systems <b>13<\/b> (2013) 1 (DOI: 10.1145\/2514740).","DOI":"10.1145\/2514740"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Cong, <i>et al<\/i>.: \u201cHigh-level synthesis for FPGAs: from prototyping to deployment,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>30<\/b>(2011) 473 (DOI: 10.1109\/tcad.2011.2110592).","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] V. Kathail, <i>et al<\/i>.: \u201cSDSoC: a higher-level programming environment for Zynq SoC and Ultrascale+ MPSoC,\u201d Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (2016) 4 (DOI: 10.1145\/2847263.2847284).","DOI":"10.1145\/2847263.2847284"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T.S. Czajkowski, <i>et al<\/i>.: \u201cFrom OpenCL to high-performance hardware on FPGAs,\u201d 22nd International Conference on Field Programmable Logic and Applications (2012) 531 (DOI: 10.1109\/fpl.2012.6339272).","DOI":"10.1109\/FPL.2012.6339272"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Saeedi, <i>et al<\/i>.: \u201cSynthesis of reversible circuit using cycle-based approach,\u201d J. Emerg. Technol. Comput. Syst. <b>6<\/b> (2010) 1 (DOI: 10.1145\/1877745.1877747).","DOI":"10.1145\/1877745.1877747"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Cohen, <i>et al<\/i>.: \u201cDeciding equivalences among conjunctive aggregate queries,\u201d J. ACM <b>54<\/b> (2007) 5 (DOI: 10.1145\/1219092.1219093).","DOI":"10.1145\/1219092.1219093"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Zhang, <i>et al<\/i>.: \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) (2015) 161 (DOI: 10.1145\/2684746.2689060).","DOI":"10.1145\/2684746.2689060"},{"key":"14","unstructured":"[14] H. Ozaku, <i>et al<\/i>.: \u201cAcceleration of database query processing using FPGA,\u201d IEICE Technical Report <b>120<\/b> (2021) 90."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Albawi, <i>et al<\/i>.: \u201cUnderstanding of a convolutional neural network,\u201d International Conference on Engineering and Technology (2017) 1 (DOI: 10.1109\/icengtechnol.2017.8308186).","DOI":"10.1109\/ICEngTechnol.2017.8308186"},{"key":"16","unstructured":"[16] J. Redmon and A. Farhadi: \u201cYOLOv3: an incremental improvement,\u201d arXiv preprint (2018) arXiv: 1804.02767 (DOI: 10.48550\/arXiv.1804.02767)."},{"key":"17","unstructured":"[17] S. Ioffe and C. Szegedy: \u201cBatch normalization: accelerating deep network training by reducing internal covariate shift,\u201d arXiv preprint (2015) arXiv: 1502.03167 (DOI: 10.48550\/arXiv.1502.03167)."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Zhou, <i>et al<\/i>.: \u201cA multifrequency MAC specially designed for wireless sensor network applications,\u201d ACM Trans. Embed. Comput. Syst. <b>9<\/b> (2010) 39: 1 (DOI: 10.1145\/1721695.1721705).","DOI":"10.1145\/1721695.1721705"},{"key":"19","unstructured":"[19] S.W. Smith, \u201cAn experiment in bibliographic mark-up: parsing metadata for XML export,\u201d Proceedings of the 3rd. Annual Workshop on Librarians and Computers <b>3<\/b> (2010) 422."},{"key":"20","unstructured":"[20] T. Utsunomiya, <i>et al<\/i>.: \u201cFPGA accelerator of cnn using power of 2 approximation and pruning weights,\u201d IEICE Technical Report <b>117<\/b> (2018) 119."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Qiu, <i>et al<\/i>.: \u201cGoing deeper with embedded FPGA platform for convolutional neural network,\u201d Proceedings of the International Symposium on Field-Programmable Gate Arrays (2016) 26 (DOI: 10.1145\/2847263.2847265).","DOI":"10.1145\/2847263.2847265"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Natarajan, <i>et al<\/i>.: \u201cInvestigating network architectures for body sensor networks,\u201d <i>Network Architectures<\/i> (Keleuven Press, Dayton, OH, 2007) 322.","DOI":"10.1145\/1248054.1248061"},{"key":"23","unstructured":"[23] M. Yamazaki, <i>et al<\/i>.: \u201cSide channel security of an FPGA pairing implementation with pipelined modular multiplier,\u201d IEICE Technical Report <b>119<\/b> (2019) 151."},{"key":"24","unstructured":"[24] M. Clark: \u201cPost congress tristesse,\u201d TeX90 Conference Proceedings (1991) 84."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Qiu, <i>et al<\/i>.: \u201cGoing deeper with embedded FPGA platform for convolutional neural network,\u201d Proceedings of the International Symposium on Field-Programmable Gate Arrays (2016) 26 (DOI: 10.1145\/2847263.2847265).","DOI":"10.1145\/2847263.2847265"},{"key":"26","unstructured":"[26] A. Paszke, <i>et al<\/i>.: \u201cPyTorch: an imperative style, high-performance deep learning library,\u201d Advances in Neural Information Processing Systems (2019) 8024."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Z. Yu and C.-S. Bouganis: \u201cA parameterisable fpga-tailored architecture for YOLOv3-tiny,\u201d International Symposium on Applied Reconfigurable Computing (2020) 330 (DOI: 10.1007\/978-3-030-44534-8_25).","DOI":"10.1007\/978-3-030-44534-8_25"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] K. Guo, <i>et al<\/i>.: \u201cAngel-eye: a complete design flow for mapping CNN onto embedded FPGA,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2018) 35 (DOI: 10.1109\/tcad.2017.2705069).","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"29","unstructured":"[29] K. Guo, <i>et al<\/i>.: \u201cFrom model to FPGA: software-hardware co-design for efficient neural network acceleration,\u201d 2016 IEEE Hot Chips 28 Symposium (2016) 1 (DOI: 10.1109\/hotchips.2016.7936208)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Ma, <i>et al<\/i>.: \u201cHardware implementation and optimization of tiny-YOLO network,\u201d Digital TV and Wireless Multimedia Communication (2018) 224 (DOI: 10.1007\/978-981-10-8108-8_21).","DOI":"10.1007\/978-981-10-8108-8_21"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] T.B. Preu\u00dfer, <i>et al<\/i>.: \u201cInference of quantized neural networks on heterogeneous all-programmable devices,\u201d 2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2018) 833 (DOI: 10.23919\/date.2018.8342121).","DOI":"10.23919\/DATE.2018.8342121"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] A. Ahmad, <i>et al<\/i>.: \u201cAccelerating tiny YOLOv3 using FPGA-based hardware\/software co-design,\u201d 2020 IEEE International Symposium on Circuits and Systems (2020) 1 (DOI: 10.1109\/iscas45731.2020.9180843).","DOI":"10.1109\/ISCAS45731.2020.9180843"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220067\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T05:05:00Z","timestamp":1651295100000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220067\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":32,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220067","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4,25]]},"article-number":"19.20220067"}}