{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:44:20Z","timestamp":1766807060809},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,1,25]]},"DOI":"10.1587\/elex.19.20220078","type":"journal-article","created":{"date-parts":[[2022,3,6]],"date-time":"2022-03-06T22:08:49Z","timestamp":1646604529000},"page":"20220078-20220078","source":"Crossref","is-referenced-by-count":4,"title":["A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router"],"prefix":"10.1587","volume":"20","author":[{"given":"Jinzhi","family":"Lai","sequence":"first","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"},{"name":"School of Information Technology, Guangdong Industry Polytechnic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jueping","family":"Cai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Chu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Wu, <i>et al<\/i>.: \u201cEnergy-efficient NoC with multi-granularity power optimization,\u201d The Journal of Supercomputing <b>73<\/b> (2016) 1654 (DOI: 10.1007\/s11227-016-1859-8).","DOI":"10.1007\/s11227-016-1859-8"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H.-Y. Cheng, <i>et al<\/i>.: \u201cCore vs. uncore: The heart of darkness,\u201d 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC) (2015) 1 (DOI: 10.1145\/2744769.2647916).","DOI":"10.1145\/2744769.2747916"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-H. Kao and H.J. Chao: \u201cDesign of a bufferless photonic clos network-on-chip architecture,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 764 (DOI: 10.1109\/TC.2012.250).","DOI":"10.1109\/TC.2012.250"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] G. Michelogiannakis and W.J. Dally: \u201cElastic buffer flow control for on-chip networks,\u201d IEEE Trans. Comput. <b>62<\/b> (2013) 295 (DOI: 10.1109\/TC.2011.237).","DOI":"10.1109\/TC.2011.237"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Zhou, <i>et al<\/i>.: \u201cA durable and energy efficient main memory using phase change memory technology,\u201d ISCA \u201909 (2009) (DOI: 10.1145\/1555754.1555759).","DOI":"10.1145\/1555754.1555759"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Z. Sun, <i>et al<\/i>.: \u201cMulti retention level STT-RAM cache designs with a dynamic refresh scheme,\u201d 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2011) 329 (DOI: 10.1145\/2155620.2155659).","DOI":"10.1145\/2155620.2155659"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C.W. Smullen, IV, <i>et al<\/i>.: \u201cRelaxing non-volatility for fast and energy-efficient STT-RAM caches,\u201d 2011 IEEE 17th International Symposium on High Performance Computer Architecture (2011) 50 (DOI: 10.1109\/HPCA.2011.5749716).","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Kline, <i>et al<\/i>.: \u201cRacetrack queues for extremely low-energy FIFOs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1531 (DOI: 10.1109\/TVLSI.2018.2819945).","DOI":"10.1109\/TVLSI.2018.2819945"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J.M. Slaughter, <i>et al<\/i>.: \u201cHigh density ST-MRAM technology,\u201d 2012 International Electron Devices Meeting (2012) 29.3.1 (DOI: 10.1109\/IEDM.2012.6479128).","DOI":"10.1109\/IEDM.2012.6479128"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N.D. Rizzo, <i>et al<\/i>.: \u201cA fully functional 64Mb DDR3 ST-MRAM built on 90nm CMOS technology,\u201d IEEE Trans. Magn. <b>49<\/b> (2013) 4441 (DOI: 10.1109\/TMAG.2013.2243133).","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S. Ikegawa, <i>et al<\/i>.: \u201cMagnetoresistive random access memory: present and future,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 1407 (DOI: 10.1109\/TED.2020.2965403).","DOI":"10.1109\/TED.2020.2965403"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Bl\u00e4sing, <i>et al<\/i>.: \u201cMagnetic racetrack memory: from physics to the cusp of applications within a decade,\u201d Proc. IEEE <b>108<\/b> (2020) 1303 (DOI: 10.1109\/JPROC.2020.2975719).","DOI":"10.1109\/JPROC.2020.2975719"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Jang, <i>et al<\/i>.: \u201cA hybrid buffer design with STT-MRAM for on-chip interconnects,\u201d Proc. IEEE\/ACM 6th Int. Symp. Network-on-Chip (2012) 193 (DOI: 10.1109\/NOCS.2012.30).","DOI":"10.1109\/NOCS.2012.30"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Zhan, <i>et al<\/i>.: \u201cHybrid drowsy SRAM and STT-RAM buffer designs for dark-silicon-aware NoC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 3041 (DOI: 10.1109\/TVLSI.2016.2536747).","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"15","unstructured":"[15] M.-T. Chang, <i>et al.<\/i>: \u201cTechnology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM,\u201d 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) (2013) 143 (DOI: 10.1109\/HPCA.2013.6522314)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Jog, <i>et al<\/i>.: \u201cCache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs,\u201d DAC Design Automation Conference 2012 (2012) 243 (DOI: 10.1145\/2228360.2228406).","DOI":"10.1145\/2228360.2228406"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] K.C. Chun, <i>et al.<\/i>: \u201cA scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 598 (DOI: 10.1109\/JSSC.2012.2224256).","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"18","unstructured":"[18] C. Li, <i>et al.<\/i>: \u201cHybrid memory buffer microarchitecture for high-radix routers,\u201d IEEE Trans. Comput. (2021) 1 (DOI: 10.1109\/TC.2021.3076431)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L. Yang, <i>et al.<\/i>: \u201cOptimal application mapping and scheduling for network-on-chips with computation in STT-RAM based router,\u201d IEEE Trans. Comput. <b>68<\/b> (2019) 1174 (DOI: 10.1109\/TC.2018.2864749).","DOI":"10.1109\/TC.2018.2864749"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] G. Ascia, <i>et al.<\/i>: \u201cImplementation and analysis of a new selection strategy for adaptive routing in networks-on-chip,\u201d IEEE Trans. Comput. <b>57<\/b> (2008) 809 (DOI: 10.1109\/TC.2008.38).","DOI":"10.1109\/TC.2008.38"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. van den Brand, <i>et al.<\/i>: \u201cCongestion-controlled best-effort communication for networks-on-chip,\u201d 2007 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2007) 1 (DOI: 10.1109\/date.2007.364415).","DOI":"10.1109\/DATE.2007.364415"},{"key":"22","unstructured":"[22] W. Dally and B. Towles: <i>Principles and Practices of Interconnection Networks<\/i> (Morgan Kaufmann, 2003) 305."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M.J. Karol, <i>et al.<\/i>: \u201cImproving the performance of input-queued ATM packet switches,\u201d IEEE INFOCOM \u201992: The Conference on Computer Communications <b>1<\/b> (1992) 110 (DOI: 10.1109\/INFCOM.1992.263574).","DOI":"10.1109\/INFCOM.1992.263574"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] C. Li, <i>et al.<\/i>: \u201cRoB-router: a reorder buffer enabled low latency network-on-chip router,\u201d IEEE Trans. Parallel Distrib. Syst., <b>29<\/b> (2018) 2090 (DOI: 10.1109\/TPDS.2018.2817552).","DOI":"10.1109\/TPDS.2018.2817552"},{"key":"25","unstructured":"[25] W. Dally and B. Towles: <i>Principles and Practices of Interconnection Networks<\/i> (Morgan Kaufmann, 2003) 332."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] X. Dong, <i>et al.<\/i>: \u201cNVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>31<\/b> (2012) 994 (DOI: 10.1109\/TCAD.2012.2185930).","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"27","unstructured":"[27] D.U. Becker: \u201cEfficient microarchitecture for network-on-chip routers,\u201d Ph.D Dissertation, Stanford University, Stanford, CA, USA (2012)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] N. Jiang, <i>et al.<\/i>: \u201cA detailed and flexible cycle-accurate network-on-chip simulator,\u201d 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2013) 86 (DOI: 10.1109\/ISPASS.2013.6557149).","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A.B. Kahng, <i>et al.<\/i>: \u201cORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration,\u201d 2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2009) 423 (DOI: 10.1109\/DATE.2009.5090700).","DOI":"10.1109\/DATE.2009.5090700"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] N.L. Binkert, <i>et al.<\/i>: \u201cThe M5 simulator: modeling networked systems,\u201d IEEE Micro <b>26<\/b> (2006) 52 (DOI: 10.1109\/MM.2006.82).","DOI":"10.1109\/MM.2006.82"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] C. Bienia, <i>et al.<\/i>: \u201cThe PARSEC benchmark suite: characterization and architectural implications,\u201d 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT) (2008) 72 (DOI: 10.1145\/1454115.1454128).","DOI":"10.1145\/1454115.1454128"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] J. Hestness, <i>et al.<\/i>: \u201cNetrace: dependency-driven, trace-based network-on-chip simulation,\u201d Proceedings of the 3rd International Workshop on Network on Chip Architectures (NoCArc) (2010) 31 (DOI: 10.1145\/1921249.1921258).","DOI":"10.1145\/1921249.1921258"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/2\/20_19.20220078\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:28:18Z","timestamp":1715315298000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/2\/20_19.20220078\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,25]]},"references-count":32,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220078","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,25]]},"article-number":"19.20220078"}}