{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,3]],"date-time":"2025-08-03T04:21:52Z","timestamp":1754194912891},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1587\/elex.19.20220079","type":"journal-article","created":{"date-parts":[[2022,3,24]],"date-time":"2022-03-24T22:10:40Z","timestamp":1648159840000},"page":"20220079-20220079","source":"Crossref","is-referenced-by-count":4,"title":["A novel NVM memory file system for edge intelligence"],"prefix":"10.1587","volume":"19","author":[{"given":"Junjie","family":"Lu","sequence":"first","affiliation":[{"name":"Shanghai Key Laboratory of Nanofabrication Technology for Memory, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}]},{"given":"Xiaogang","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Nanofabrication Technology for Memory, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}]},{"given":"Shunfen","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Nanofabrication Technology for Memory, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}]},{"given":"Xinyu","family":"Qian","sequence":"additional","affiliation":[{"name":"ShanghaiTech University"}]},{"given":"Aximu","family":"Yuemaier","sequence":"additional","affiliation":[{"name":"ShanghaiTech University"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Nanofabrication Technology for Memory, Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Q. Pu, <i>et al<\/i>.: \u201cLow latency geo-distributed data analytics,\u201d ACM SIGCOMM Computer Communication Review <b>45<\/b> (2015) 421 (DOI: 10.1145\/2829988.2787505).","DOI":"10.1145\/2829988.2787505"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S.W. Keckler, <i>et al<\/i>.: \u201cGPUs and future of parallel computing,\u201d IEEE Micro <b>31<\/b> (2011) 7 (DOI: 10.1109\/MM.2011.89).","DOI":"10.1109\/MM.2011.89"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Zhang, <i>et al<\/i>.: \u201cTOP-PIM: throughput-oriented programmable processing in memory,\u201d Proceedings of the 23rd international symposium on High-performance parallel and distributed computing (2014) 85 (DOI: 10.1145\/2600212.2600213).","DOI":"10.1145\/2600212.2600213"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Hsieh, <i>et al<\/i>.: \u201cTransparent offloading and mapping (TOM): enabling programmer-transparent near-data processing in GPU systems,\u201d ACM SIGARCH Computer Architecture News <b>44<\/b> (2016) 204 (DOI: 10.1145\/3007787.3001159).","DOI":"10.1145\/3007787.3001159"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Pattnaik, <i>et al<\/i>.: \u201cScheduling techniques for GPU architectures with processing-in-memory capabilities,\u201d Proceedings of the International Conference on Parallel Architectures and Compilation (2016) 31 (DOI: 10.1145\/2967938.2967940).","DOI":"10.1145\/2967938.2967940"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Pattnaik, <i>et al<\/i>.: \u201cOpportunistic computing in GPU architectures,\u201d International Symposium on Computer Architecture (2019) 210 (DOI: 10.1145\/3307650.3322212).","DOI":"10.1145\/3307650.3322212"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Choi, <i>et al<\/i>.: \u201cCPU-GPU heterogeneous implementations of depth-based foreground detection,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20170950 (DOI: 10.1587\/elex.15.20170950).","DOI":"10.1587\/elex.15.20170950"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Zhang, <i>et al<\/i>.: \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d Proceedings of the ACM\/SIGDA international symposium on field-programmable gate arrays (2015) 161 (DOI: 10.1145\/2684746.2689060).","DOI":"10.1145\/2684746.2689060"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] N. Suda, <i>et al<\/i>.: \u201cThroughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks,\u201d Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (2016) 16 (DOI: 10.1145\/2847263.2847276).","DOI":"10.1145\/2847263.2847276"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] F. Sun, <i>et al<\/i>.: \u201cA high-performance accelerator for large-scale convolutional neural networks,\u201d IEEE International Symposium on Parallel and Distributed Processing with Applications and IEEE International Conference on Ubiquitous Computing and Communications (2017) 622 (DOI: 10.1109\/ISPA\/IUCC.2017.00099).","DOI":"10.1109\/ISPA\/IUCC.2017.00099"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Wang, <i>et al<\/i>.: \u201cOptimizing convolutional neural network on FPGA under heterogeneous computing framework with OpenCL,\u201d Proceedings of the 2016 IEEE Region 10 Conference (2016) 3433 (DOI: 10.1109\/tencon.2016.7848692).","DOI":"10.1109\/TENCON.2016.7848692"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Chang and J. Sha: \u201cAn efficient implementation of 2D convolution in CNN,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161134 (DOI: 10.1587\/elex.13.20161134).","DOI":"10.1587\/elex.13.20161134"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Keshavarzi, <i>et al<\/i>.: \u201cEdge intelligence--on the challenging road to a trillion smart connected IoT devices,\u201d IEEE Des. Test <b>36<\/b> (2019) 41 (DOI: 10.1109\/MDAT.2019.2899075).","DOI":"10.1109\/MDAT.2019.2899075"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] F. Pellizzer, <i>et al<\/i>.: \u201cNovel\/spl mu\/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\u201d Symposium on VLSI Technology Dig. Tech. Papers (2004) 18 (DOI: 10.1109\/VLSIT.2004.1345368).","DOI":"10.1109\/VLSIT.2004.1345368"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] X. Zhou, <i>et al<\/i>.: \u201cCarbon-doped Ge<sub>2<\/sub>Sb<sub>2<\/sub>Te<sub>5<\/sub> phase change material: a candidate for high-density phase change memory application,\u201d Applied Physics Letters <b>101<\/b> (2012) 142104 (DOI: 10.1063\/1.4757137).","DOI":"10.1063\/1.4757137"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] W.C. Chien, <i>et al<\/i>.: \u201cReliability study of a 128Mb phase change memory chip implemented with doped Ga-Sb-Ge with extraordinary thermal stability,\u201d IEEE International Electron Devices Meeting (2016) 21 (DOI: 10.1109\/IEDM.2016.7838463).","DOI":"10.1109\/IEDM.2016.7838463"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Park, <i>et al<\/i>.: \u201cEfficient management of PCM-based swap storage,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150614 (DOI: 10.1587\/elex.12.20150614).","DOI":"10.1587\/elex.12.20150614"},{"key":"18","unstructured":"[18] Z. Song, <i>et al<\/i>.: \u201cHigh endurance phase change memory chip implemented based on carbon-doped Ge<sub>2<\/sub>Sb<sub>2<\/sub>Te<sub>5<\/sub> in 40nm node for embedded application,\u201d IEEE International Electron Devices Meeting (2018) 27 (DOI: 10.1109\/IEDM.2018.8614538)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Coburn, <i>et al<\/i>.: \u201cNV-heaps: making persistent objects fast and safe with next-generation, non-volatile memories,\u201d ACM SIGARCH Computer Architecture News <b>39<\/b> (2011) 105 (DOI: 10.1145\/1961295.1950380).","DOI":"10.1145\/1961295.1950380"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] T. Hwang, <i>et al<\/i>.: \u201cHEAPO: heap-based persistent object store,\u201d ACM Transactions on Storage <b>11<\/b> (2014) 1 (DOI: 10.1145\/2629619).","DOI":"10.1145\/2629619"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. Volos, <i>et al<\/i>.: \u201cMnemosyne: lightweight persistent memory,\u201d ACM SIGARCH Computer Architecture News <b>39<\/b> (2011) 91 (DOI: 10.1145\/1961295.1950379).","DOI":"10.1145\/1961295.1950379"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Condit, <i>et al<\/i>.: \u201cBetter I\/O through byte-addressable, persistent memory,\u201d Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles (2009) 133 (DOI: 10.1145\/1629575.1629589).","DOI":"10.1145\/1629575.1629589"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S.R. Dulloor, <i>et al<\/i>.: \u201cSystem software for persistent memory,\u201d Proceedings of the Ninth European Conference on Computer Systems (2014) 1 (DOI: 10.1145\/2592798.2592814).","DOI":"10.1145\/2592798.2592814"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] E.H.M. Sha, <i>et al<\/i>.: \u201cA new design of in-memory file system based on file virtual address framework,\u201d IEEE Trans. Comput. <b>65<\/b> (2016) 2959 (DOI: 10.1109\/TC.2016.2516019).","DOI":"10.1109\/TC.2016.2516019"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] X. Wu, <i>et al<\/i>.: \u201cSCMFS: a file system for storage class memory and its extensions,\u201d ACM Transactions on Storage <b>9<\/b> (2013) 1 (DOI: 10.1145\/2501620.2501621).","DOI":"10.1145\/2501620.2501621"},{"key":"26","unstructured":"[26] J. Xu, <i>et al<\/i>.: \u201cNOVA: a log-structured file system for hybrid volatile\/non-volatile main memories,\u201d 14th Conference on File and Storage Technologies <b>16<\/b> (2016) 323."},{"key":"27","unstructured":"[27] J. Ou and J. Shu: \u201cFast and failure-consistent updates of application data in non-volatile main memory file system,\u201d 32nd Symposium on Mass Storage Systems and Technologies (2016) 1 (DOI: 10.1109\/MSST.2016.7897078)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] K. Guo, <i>et al<\/i>.: \u201cAngel-eye: a complete design flow for mapping CNN onto embedded FPGA,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>37<\/b> (2018) 35 (DOI: 10.1109\/TCAD.2017.2705069).","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C. Wang, <i>et al<\/i>.: \u201cWooKong: a ubiquitous accelerator for recommendation algorithms with custom instruction sets on FPGA,\u201d IEEE Trans. Comput. <b>69<\/b> (2020) 1071 (DOI: 10.1109\/TC.2020.2988209).","DOI":"10.1109\/TC.2020.2988209"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] G. Singh, <i>et al<\/i>.: \u201cNERO: accelerating weather prediction using near-memory reconfigurable fabric,\u201d arXiv preprint (2021) (DOI: 10.1145\/3501804).","DOI":"10.1145\/3501804"},{"key":"31","unstructured":"[31] PYNQ website, http:\/\/www.pynq.io (2022<i><\/i>)."},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] H. Wang, <i>et al<\/i>.: \u201cResearch on storage and computation integrated architecture technologies of power distribution network IoT terminal,\u201d IEEE Sustainable Power and Energy Conference (2021) (DOI: 10.1109\/ispec53008.2021.9735787).","DOI":"10.1109\/iSPEC53008.2021.9735787"},{"key":"33","unstructured":"[33] \u201cCalculating memory system power for DDR3,\u201d Micron Technical Note TN-41-01 (2007)."},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] B. Li, <i>et al<\/i>.: \u201cAn overview of in-memory processing with emerging non-volatile memory for data-intensive applications,\u201d Proceedings of the 2019 on Great Lakes Symposium on VLSI (2019) 381 (DOI: 10.1145\/3299874.3319452).","DOI":"10.1145\/3299874.3319452"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220079\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T05:06:20Z","timestamp":1651295180000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/8\/19_19.20220079\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":34,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220079","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4,25]]},"article-number":"19.20220079"}}