{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,24]],"date-time":"2024-08-24T04:29:09Z","timestamp":1724473749017},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,8,10]]},"DOI":"10.1587\/elex.19.20220084","type":"journal-article","created":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T22:09:51Z","timestamp":1646777391000},"page":"20220084-20220084","source":"Crossref","is-referenced-by-count":1,"title":["A parasitic elimination bootstrapped switch and a fast settling residual amplifier for high-speed and high-resolution pipelined ADC"],"prefix":"10.1587","volume":"19","author":[{"given":"Yu","family":"Liu","sequence":"first","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingliang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenge","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiarui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faxin","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Devarajan, <i>et al<\/i>.: \u201cA 12-b 10-GS\/s interleaved pipeline ADC in 28-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3204 (DOI: 10.1109\/JSSC.2017.2747758).","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A.M.A. Ali, <i>et al<\/i>.: \u201cA 14-bit 125MS\/s IF\/RF sampling pipelined ADC with 100dB SFDR and 50fs jitter,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1846 (DOI: 10.1109\/JSSC.2006.875291).","DOI":"10.1109\/JSSC.2006.875291"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Vecchi, <i>et al<\/i>.: \u201cAn 800MS\/s dual-residue pipeline ADC in 40nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2834 (DOI: 10.1109\/JSSC.2011.2164301).","DOI":"10.1109\/JSSC.2011.2164301"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Shahramian, <i>et al<\/i>.: \u201d A 35-GS\/s, 4-bit flash ADC with active data and clock distribution trees,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1709 (DOI: 10.1109\/JSSC.2009.2020657).","DOI":"10.1109\/JSSC.2009.2020657"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C.Y. Chen, <i>et al<\/i>.: \u201cA low power 6-bit flash ADC with reference voltage and common-mode calibration,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1041 (DOI: 10.1109\/JSSC.2009.2014701).","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P. Scholtens, <i>et al<\/i>.: \u201cA 6-b 1.6-Gsamples\/s flash ADC in 0.18-um CMOS using averaging termination,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 1599 (DOI: 10.1109\/JSSC.2002.992989).","DOI":"10.1109\/JSSC.2002.804334"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.G.W. Venes, <i>et al<\/i>.: \u201cAn 80-MHz, 80-mW, 8-b CMOS folding A\/D converter with distributed track-and-hold preprocessing,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1846 (DOI: 10.1109\/4.545804).","DOI":"10.1109\/4.545804"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. van Valburg, <i>et al<\/i>.: \u201cAn 8-b 650-MHz folding ADC,\u201d IEEE J. Solid State Circuits <b>27<\/b> (1992) 1662 (DOI: 10.1109\/4.173091).","DOI":"10.1109\/4.173091"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Doris, <i>et al<\/i>.: \u201cA 480mW 2.6GS\/s 10b time-interleaved ADC with 48.5dB SNDR up to Nyquist in 65nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2821 (DOI: 10.1109\/JSSC.2011.2164961).","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Miki, <i>et al<\/i>.: \u201cA 4.2mW 50MS\/s 13bit CMOS SAR ADC with SNR and SFDR enhancement techniques,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1372 (DOI: 10.1109\/JSSC.2015.2417803).","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Fang, <i>et al<\/i>.: \u201cA 5-GS\/s 10-b 76-mW time-interleaved SAR ADC in 28nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1673 (DOI: 10.1109\/TCSI.2017.2661481).","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Garcia, <i>et al<\/i>.: \u201cA low-power CT incremental 3rd order \u03a3\u0394 ADC for biosensor applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b>(2013) 25 (DOI: 10.1109\/TCSI.2012.2215753).","DOI":"10.1109\/TCSI.2012.2215753"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] L. Li, <i>et al<\/i>.: \u201cA 24-bit sigma-delta ADC with configurable chopping scheme,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190176 (DOI: 10.1587\/elex.16.20190176).","DOI":"10.1587\/elex.16.20190176"},{"key":"14","unstructured":"[14] C.C. Lee, <i>et al<\/i>.: \u201cA 14b 23MS\/s 48mW resetting \u03a3\u0394 ADC with 87dB SFDR 11.7b ENOB &amp; 0.5mm<sup>2<\/sup> area,\u201d IEEE Symposium on VLSI Circuits (2008) (DOI: 10.1109\/VLSIC.2008.4585999)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Zhou, <i>et al<\/i>.: \u201cA 12bit 160MS\/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 920 (DOI: 10.1109\/JSSC.2014.2384025).","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] U.-K. Moon and B.-S. Song: \u201cBackground digital calibration techniques for pipelined ADCs,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>44<\/b> (1997) 102 (DOI: 10.1109\/82.554434).","DOI":"10.1109\/82.554434"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Fu, <i>et al<\/i>.: \u201cA digital background calibration technique for time-interleaved analog-to-digital converters,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 1904 (DOI: 10.1109\/4.735530).","DOI":"10.1109\/4.735530"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Asgari and O. Hashemipour: \u201cBody effect compensation of analog switches using variable voltage function,\u201d IEICE Electron. Express <b>8<\/b> (2011) 189 (DOI: 10.1587\/elex.8.189).","DOI":"10.1587\/elex.8.189"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L. Qian, <i>et al.<\/i>: \u201cA low distortion CMOS bootstrapped switch,\u201d Pacific-Asia Conference on Circuits, Communications and Systems (2009) 261 (DOI: 10.1109\/PACCS.2009.97).","DOI":"10.1109\/PACCS.2009.97"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Sepahvand and O. Hashemipour: \u201cA low voltage bootstrapped switch based on zero DC offset input voltage,\u201d IEICE Electron. Express <b>5<\/b> (2008) 932 (DOI: 10.1587\/elex.5.932).","DOI":"10.1587\/elex.5.932"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Bult and G.J.G.M. Geelen: \u201cA fast-settling CMOS op amp for SC circuits with 90-dB DC gain,\u201d IEEE J. Solid-State Circuits <b>25<\/b> (1990) 1379 (DOI: 10.1109\/4.62165).","DOI":"10.1109\/4.62165"},{"key":"22","unstructured":"[22] A.M.A. Ali: <i>High Speed Data Converters<\/i> (Institution of Engineering and Technology (IET), London, U.K., 2016) (DOI: 10.1049\/pbcs026e)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B. Murmann and B.E. Boser: \u201cA 12b 75MS\/s pipelined ADC using open-loop residue amplification,\u201d ISSCC Dig. Tech. Papers (2003) 328 (DOI: 10.1109\/ISSCC.2003.1234320).","DOI":"10.1109\/JSSC.2003.819167"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Ju and M. Lee: \u201cA hybrid miller-cascode compensation for fast settling in two-stage operational amplifiers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1770 (DOI: 10.1109\/TVLSI.2020.2986508).","DOI":"10.1109\/TVLSI.2020.2986508"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M. Liu, <i>et al.<\/i>: \u201cA dual-supply two-stage CMOS opamp for high-speed pipeline ADCs application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 650 (DOI: 10.1109\/TCSII.2019.2926133).","DOI":"10.1109\/TCSII.2019.2926133"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] L. Luo, <i>et al<\/i>.: \u201cA digitally calibrated 14-bit linear 100-MS\/s pipelined ADC with wideband sampling frontend,\u201d 2009 Proceedings of ESSCIRC (2009) 472 (DOI: 10.1109\/ESSCIRC.2009.5325956).","DOI":"10.1109\/ESSCIRC.2009.5325956"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Zanchi and D.Y. Chang: \u201cA 16-bit 65-MS\/s pipeline ADC with 80-dBFS SNR using analog auto-calibration in SiGe SOI complementary BiCMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 2166 (DOI: 10.1109\/TCSI.2008.920123).","DOI":"10.1109\/TCSI.2008.920123"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] E. Swindlehurse, <i>et al<\/i>.: \u201cAn 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 2347 (DOI: 10.1109\/JSSC.2021.3057372).","DOI":"10.1109\/JSSC.2021.3057372"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y. Zhang, <i>et al<\/i>.: \u201cA 14-bit 500-MS\/s SHA-less pipelined ADC in 65nm CMOS technology for wireless receiver,\u201d International Conference on Circuits, System and Simulation (2018) (DOI: 10.1109\/CIRSYSSIM.2018.8525871).","DOI":"10.1109\/CIRSYSSIM.2018.8525871"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Iizuka, <i>et al<\/i>.: \u201cComprehensive analysis of distortion in the passive FET sample-and-hold circuit,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 1157 (DOI: 10.1109\/TCSI.2018.2797987).","DOI":"10.1109\/TCSI.2018.2797987"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] H.C. Yang and D.J. Allstot: \u201cConsiderations for fast settling operational amplifiers,\u201d IEEE Trans. Circuits Syst. <b>37<\/b> (1990) 326 (DOI: 10.1109\/31.52726).","DOI":"10.1109\/31.52726"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] C. Briseno-Vidrios, <i>et al<\/i>.: \u201cA 44-fJ\/conversion step 200-MS\/s pipeline ADC employing current-mode MDACs,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3280 (DOI: 10.1109\/JSSC.2018.2863959).","DOI":"10.1109\/JSSC.2018.2863959"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/15\/19_19.20220084\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,13]],"date-time":"2022-08-13T03:14:43Z","timestamp":1660360483000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/15\/19_19.20220084\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,10]]},"references-count":32,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220084","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8,10]]},"article-number":"19.20220084"}}