{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:07:23Z","timestamp":1767262043172},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,5,25]]},"DOI":"10.1587\/elex.19.20220124","type":"journal-article","created":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T22:08:55Z","timestamp":1649282935000},"page":"20220124-20220124","source":"Crossref","is-referenced-by-count":13,"title":["CASSANN-v2: A high-performance CNN accelerator architecture with on-chip memory self-adaptive tuning"],"prefix":"10.1587","volume":"19","author":[{"given":"Feng","family":"Liu","sequence":"first","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Ruixiu","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"},{"name":"Materials and Optoelectronics Research Center, University of Chinese Academy of Sciences"}]},{"given":"Guoliang","family":"Gong","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"},{"name":"Materials and Optoelectronics Research Center, University of Chinese Academy of Sciences"}]},{"given":"Huaxiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"},{"name":"Materials and Optoelectronics Research Center, University of Chinese Academy of Sciences"},{"name":"College of Microelectronics, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. LeCun, <i>et al<\/i>.: \u201cDeep learning,\u201d Nature <b>521<\/b> (2015) 436 (DOI: 10.1038\/nature14539).","DOI":"10.1038\/nature14539"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Z.H. Wu, <i>et al<\/i>.: \u201cA comprehensive survey on graph neural networks,\u201d IEEE Trans. Neural Netw. Learn. Syst. <b>32<\/b> (2021) C2 (DOI: 10.1109\/tnnls.2020.2978386).","DOI":"10.1109\/TNNLS.2021.3112413"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] V. Sze, <i>et al<\/i>.: \u201cEfficient processing of deep neural networks: a tutorial and survey,\u201d Proc. IEEE <b>105<\/b> (2017) 2295 (DOI: 10.1109\/jproc.2017.2761740).","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.B. Bejiga, <i>et al<\/i>.: \u201cA convolutional neural network approach for assisting avalanche search and rescue operations with UAV imagery,\u201d Remote Sensing <b>9<\/b> (2017) 100 (DOI: 10.3390\/rs9020100).","DOI":"10.3390\/rs9020100"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H.C. Shin, <i>et al<\/i>.: \u201cDeep convolutional neural networks for computer-aided detection: CNN architectures, dataset characteristics and transfer learning,\u201d IEEE Trans. Med. Imag. <b>35<\/b> (2016) 1285 (DOI: 10.1109\/tmi.2016.2528162).","DOI":"10.1109\/TMI.2016.2528162"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y.C. Tian, <i>et al<\/i>.: \u201cDeepTest: automated testing of deep-neural-network-driven autonomous cars,\u201d ICSE (2018) 303 (DOI: 10.1145\/3180155.3180220).","DOI":"10.1145\/3180155.3180220"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Lee, <i>et al<\/i>.: \u201cUNPU: an energy-efficient deep neural network accelerator with fully variable weight bit precision,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 173 (DOI: 10.1109\/jssc.2018.2865489).","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Kim and J.S. Seo: \u201cAn energy-efficient deep convolutional neural network accelerator featuring conditional computing and low external memory access,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 803 (DOI: 10.1109\/JSSC.2020.3029235).","DOI":"10.1109\/JSSC.2020.3029235"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Sim, <i>et al<\/i>.: \u201cAn energy-efficient deep convolutional neural network inference processor with enhanced output stationary dataflow in 65-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2019) 87 (DOI: 10.1109\/tvlsi.2019.2935251).","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T.S. Chen, <i>et al<\/i>.: \u201cDianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning,\u201d ACM Sigplan Notices <b>49<\/b> (2014) 269 (DOI: 10.1145\/2541940.2541967).","DOI":"10.1145\/2644865.2541967"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Luo, <i>et al<\/i>.: \u201cDaDianNao: a neural network supercomputer,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 73 (DOI: 10.1109\/tc.2016.2574353).","DOI":"10.1109\/TC.2016.2574353"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Jo, <i>et al<\/i>.: \u201cDSIP: a scalable inference accelerator for convolutional neural networks,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 605 (DOI: 10.1109\/jssc.2017.2764045).","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y.-H. Chen, <i>et al<\/i>.: \u201cEyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 127 (DOI: 10.1109\/jssc.2016.2616357).","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y.-H. Chen, <i>et al<\/i>.: \u201cEyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>9<\/b> (2019) 292 (DOI: 10.1109\/jetcas.2019.2910232).","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Yamada, <i>et al<\/i>.: \u201cA 20.5 TOPS multicore SoC with DNN accelerator and image signal processor for automotive applications,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 120 (DOI: 10.1109\/jssc.2019.2951391).","DOI":"10.1109\/JSSC.2019.2951391"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Zimmer, <i>et al<\/i>.: \u201cA 0.32-128 TOPS, scalable multi-chip-module-based deep neural network inference accelerator with ground-referenced signaling in 16nm,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 920 (DOI: 10.1109\/JSSC.2019.2960488).","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Pei, <i>et al<\/i>.: \u201cTowards artificial general intelligence with hybrid Tianjic chip architecture,\u201d Nature <b>572<\/b> (2019) 106 (DOI: 10.1038\/s41586-019-1424-8).","DOI":"10.1038\/s41586-019-1424-8"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Shin, <i>et al<\/i>.: \u201c14.2 DNPU: an 8.1TOPS\/W reconfigurable CNN-RNN processor for general-purpose deep neural networks,\u201d ISSCC (2017) 240 (DOI: 10.1109\/ISSCC.2017.7870350)","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Mo, <i>et al<\/i>.: \u201c9.2 A 28nm 12.1TOPS\/W dual-mode CNN processor using effective-weight-based convolution and error-compensation-based prediction,\u201d ISSCC (2021) 146 (DOI: 10.1109\/ISSCC42613.2021.9365943).","DOI":"10.1109\/ISSCC42613.2021.9365943"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Colleman and M. Verhelst: \u201cHigh-utilization, high-flexibility depth-first CNN coprocessor for image pixel processing on FPGA,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 461 (DOI: 10.1109\/tvlsi.2020.3046125).","DOI":"10.1109\/TVLSI.2020.3046125"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Y. Parmar and K. Sridharan: \u201cA high-performance VLSI architecture for a self-feedback convolutional neural network,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 456 (DOI: 10.1109\/tcsii.2020.3004616).","DOI":"10.1109\/TCSII.2020.3004616"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Sun, <i>et al<\/i>.: \u201cAn OpenCL-based hybrid CNN-RNN inference accelerator on FPGA,\u201d ICFPT (2019) 283 (DOI: 10.1109\/ICFPT47387.2019.00048).","DOI":"10.1109\/ICFPT47387.2019.00048"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Y.X. Yu, <i>et al<\/i>.: \u201cOPU: an FPGA-based overlay processor for convolutional neural networks,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 35 (DOI: 10.1109\/tvlsi.2019.2939726).","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Qu, <i>et al<\/i>.: \u201cCheetah: an accurate assessment mechanism and a high-throughput acceleration architecture oriented toward resource efficiency,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>40<\/b> (2021) 878 (DOI: 10.1109\/TCAD.2020.3011650).","DOI":"10.1109\/TCAD.2020.3011650"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] H. Jia, <i>et al<\/i>.: \u201cAn FPGA-based accelerator for deep neural network with novel reconfigurable architecture,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210012 (DOI: 10.1587\/elex.18.20210012).","DOI":"10.1587\/elex.18.20210012"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H.Z. Zhu, <i>et al<\/i>.: \u201cTanji: a general-purpose neural network accelerator with unified crossbar architecture,\u201d IEEE Des. Test <b>37<\/b> (2020) 56 (DOI: 10.1109\/mdat.2019.2952329).","DOI":"10.1109\/MDAT.2019.2952329"},{"key":"27","unstructured":"[27] R. Qiao, <i>et al<\/i>.: \u201cHigh performance reconfigurable accelerator for deep convolutional neural networks (in Chinese),\u201d Journal of Xidian University <b>46<\/b> (2019) 130 (DOI: 10.19665\/j.issn1001-2400.2019.03.020)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] R.V.W. Putra, <i>et al<\/i>.: \u201cROMANet: fine-grained reuse-driven off-chip memory access management and data organization for deep neural network accelerators,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 702 (DOI: 10.1109\/tvlsi.2021.3060509).","DOI":"10.1109\/TVLSI.2021.3060509"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Wen, <i>et al<\/i>.: \u201cAn efficient FPGA accelerator optimized for high throughput sparse CNN inference,\u201d APCCAS (2020) 165 (DOI: 10.1109\/APCCAS50809.2020.9301696).","DOI":"10.1109\/APCCAS50809.2020.9301696"},{"key":"30","unstructured":"[30] K. Asanovic, <i>et al<\/i>.: \u201cThe rocket chip generator,\u201d Dept. EECS, Univ. California, Berkeley, Tech. Rep. (2016) UCB\/EECS-2016-17."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/10\/19_19.20220124\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:03:47Z","timestamp":1715231027000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/10\/19_19.20220124\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220124","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,25]]},"article-number":"19.20220124"}}