{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,7]],"date-time":"2024-02-07T00:51:34Z","timestamp":1707267094055},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,6,10]]},"DOI":"10.1587\/elex.19.20220130","type":"journal-article","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T22:09:12Z","timestamp":1651010952000},"page":"20220130-20220130","source":"Crossref","is-referenced-by-count":1,"title":["Four-quadrant multiplier using the floating-bulk technique for rail-to-rail input range and insensitivity to different input dc levels"],"prefix":"10.1587","volume":"19","author":[{"given":"Ivan","family":"Padilla-Cantoya","sequence":"first","affiliation":[{"name":"Dept. of Electro-Photonics Engineering, Universidad de Guadalajara"}]},{"given":"Marco A.","family":"Gurrola-Navarro","sequence":"additional","affiliation":[{"name":"Dept. of Electro-Photonics Engineering, Universidad de Guadalajara"}]},{"given":"Carlos A.","family":"Bonilla-Barragan","sequence":"additional","affiliation":[{"name":"Dept. of Electro-Photonics Engineering, Universidad de Guadalajara"}]},{"given":"Jesus E.","family":"Molinar-Solis","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Instituto Tecnologico de Ciudad Guzman"}]},{"given":"Agustin S.","family":"Medina-Vazquez","sequence":"additional","affiliation":[{"name":"Dept. of Electro-Photonics Engineering, Universidad de Guadalajara"}]},{"given":"Jose M.","family":"Arce-Zavala","sequence":"additional","affiliation":[{"name":"Dept. of Electro-Photonics Engineering, Universidad de Guadalajara"}]},{"given":"Luis","family":"Rizo-Dominguez","sequence":"additional","affiliation":[{"name":"Dept. for Electronic, Systems and Informatics, Instituto Tecnologico y de Estudios Superiores de Occidente (ITESO)"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B. Gilbert: \u201cA precise four-quadrant multiplier with subnanosecond response,\u201d IEEE J. Solid-State Circuits <b>3<\/b> (1968) 365 (DOI: 10.1109\/JSSC.1968.1049925).","DOI":"10.1109\/JSSC.1968.1049925"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Xin, <i>et al<\/i>.: \u201cVoltage-mode ultra-low power four quadrant multiplier using subthreshold PMOS,\u201d IEICE Electron. Express <b>1<\/b> (2017) 20170063 (DOI: 10.1587\/elex.14.20170063).","DOI":"10.1587\/elex.14.20170063"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.I. Khan and S.A. Mahmoud: \u201cHighly linear CMOS subthreshold four-quadrant multiplier for Teager Energy Operator based Sleep Spindle detectors,\u201d Microelectronics Journal <b>94<\/b> (2019) 104653 (DOI: 10.1016\/j.mejo.2019.104653).","DOI":"10.1016\/j.mejo.2019.104653"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Kele\u015f and F. Kele\u015f: \u201cUltra low power wide range four quadrant analog multiplier,\u201d Analog Integrated Circ. and Signal Processing <b>102<\/b> (2020) 491 (DOI: 10.1007\/s10470-019-01491-1).","DOI":"10.1007\/s10470-019-01491-1"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Al-Tamimi, <i>et al.<\/i>: \u201cContinuous-time four-quadrant modulator with inherent PVT cancellation,\u201d Electron. Lett. <b>52<\/b> (2016) 807 (DOI: 10.1049\/el.2016.0347).","DOI":"10.1049\/el.2016.0347"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Sawigun and W.A. Serdijn: \u201cUltra-low-power, class-AB, CMOS four quadrant current multiplier,\u201d Electron. Lett. <b>45<\/b> (2009) 483 (DOI: 10.1049\/el.2009.3311).","DOI":"10.1049\/el.2009.3311"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Aghaei and A.N. Saatlo: \u201cAn efficient architecture for accurate and low power CMOS analog multiplier,\u201d Journal of Circuits Systems and Computers <b>30<\/b> (2021) 2150045 (DOI: 10.1142\/S0218126621500456).","DOI":"10.1142\/S0218126621500456"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] G. Zamora-Mejia, <i>et al<\/i>.: \u201cGate and bulk-driven four-quadrant CMOS analog multiplier,\u201d Circuits, Systems, and Signal Processing <b>38<\/b> (2019) 1547 (DOI: 10.1007\/s00034-018-0945-y).","DOI":"10.1007\/s00034-018-0945-y"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Aghaei and A. Naderi Saatlo: \u201cA new strategy to design low power translinear based CMOS analog multiplier,\u201d Integration <b>69<\/b> (2019) 180 (DOI: 10.1016\/j.vlsi.2019.03.009).","DOI":"10.1016\/j.vlsi.2019.03.009"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J.M. Rocha-Perez, <i>et al<\/i>.: \u201cA compact four quadrant CMOS analog multiplier,\u201d AEU - International Journal of Electronics and Communications <b>108<\/b> (2019) 53 (DOI: 10.1016\/j.aeue.2019.06.002).","DOI":"10.1016\/j.aeue.2019.06.002"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] G. Han, <i>et al<\/i>.: \u201cCMOS transconductance multipliers: a tutorial,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>45<\/b> (1998) 1550 (DOI: 10.1109\/82.746667).","DOI":"10.1109\/82.746667"},{"key":"12","unstructured":"[12] J. Ramirez-Angulo, <i>et al.<\/i>: \u201c1.4V Supply, wide swing, high frequency CMOS analogue multiplier with high current efficiency,\u201d IEEE Int. Symposium on Circuits and Systems ISCAS\u201900 (2000) V-533 (DOI: 10.1109\/ISCAS.2000.857489)."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R.G. Carvajal, <i>et al.<\/i>: \u201cThe flipped voltage follower: A useful cell for low-voltage low-power circuit design,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 1276 (DOI: 10.1109\/TCSI.2005.851387).","DOI":"10.1109\/TCSI.2005.851387"},{"key":"14","unstructured":"[14] B.J. Blalock, <i>et al.<\/i>: \u201cBody-driving as a low-voltage analog design technique for CMOS technology,\u201d SSMSD (Cat. no.00EX390) (2000) 113 (DOI: 10.1109\/SSMSD.2000.836457)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Ramirez-Angulo, <i>et al<\/i>: \u201cA new family of very low-voltage analog circuits based on quasi-floating-gate transistors,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>50<\/b> (2003) 214 (DOI: 10.1109\/TCSII.2003.811434).","DOI":"10.1109\/TCSII.2003.811434"},{"key":"16","unstructured":"[16] A. Guzinski, <i>et al.<\/i>: \u201cBody driven differential amplifier for application in continuous time active-C filer,\u201d ECCTD (1987) 315."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] F. Dielacher, <i>et al.<\/i>: \u201cA software programmable CMOS telephone circuit,\u201d IEEE J. Solid-State Circuits <b>26<\/b> (1991) 1015 (DOI: 10.1109\/4.92022).","DOI":"10.1109\/4.92022"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] B.J. Blalock, <i>et al.<\/i>: \u201cDesigning 1-V op amps using standard digital CMOS technology,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>45<\/b> (1998) 769 (DOI: 10.1109\/82.700924).","DOI":"10.1109\/82.700924"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S.J. Choe, <i>et al.<\/i>: \u201cUltra-low-power class-AB bulk-driven OTA with enhanced transconductance,\u201d IEICE Trans. Electron. <b>E102-C<\/b> (2019) 420 (DOI: 10.1587\/transele.2018ECS6002).","DOI":"10.1587\/transele.2018ECS6002"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Zhang and E.I. El-Masry: \u201cA novel CMOS OTA based on body-driven MOSFETs and its applications in OTA-C filters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>54<\/b> (2007) 1204 (DOI: 10.1109\/TCSI.2007.897765).","DOI":"10.1109\/TCSI.2007.897765"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J.E. Molinar-Solis, <i>et al.<\/i>: \u201cFree class-AB flipped voltage follower using bulk-driven technique,\u201d Electron. Lett. <b>51<\/b> (2015) 1411 (DOI: 10.1049\/el.2015.0768).","DOI":"10.1049\/el.2015.0768"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J.M. Carrillo, <i>et al.<\/i>: \u201c1-V rail-to-rail CMOS OpAmp with improved bulk-driven input stage,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 508 (DOI: 10.1109\/JSSC.2006.891717).","DOI":"10.1109\/JSSC.2006.891717"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Ramirez-Angulo, <i>et al.<\/i>: \u201cVery low-voltage analog signal processing based on quasi-floating gate transistors,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 434 (DOI: 10.1109\/JSSC.2003.822782).","DOI":"10.1109\/JSSC.2003.822782"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Ramirez-Angulo and A.J. Lopez: \u201cMITE circuits: the continuous-time counterpart to switched-capacitor circuits,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>48<\/b> (2001) 45 (DOI: 10.1109\/82.913186).","DOI":"10.1109\/82.913186"},{"key":"25","unstructured":"[25] W.P. Millard, <i>et al.<\/i>: \u201cCalibration and matching of floating gate devices,\u201d IEEE ISCAS (2000) IV-389 (DOI: 10.1109\/ISCAS.2000.858770)."},{"key":"26","unstructured":"[26] C. Urquidi, <i>et al.<\/i>: \u201cA new family of low-voltage circuits based on quasi-floating gate transistors,\u201d IEEE MWSCAS (2002) I-93 (DOI: 10.1109\/MWSCAS.2002.1187164)."},{"key":"27","unstructured":"[27] V.F. Koosh and R. Goodman: \u201cDynamic charge restoration of floating-gate subthreshold MOS translinear circuits,\u201d ARVLSI (2001) 163 (DOI: 10.1109\/ARVLSI.2001.915558)."},{"key":"28","unstructured":"[28] J. Ramirez-Angulo: \u201cCompact single 1.5V supply four quadrant analog CMOS multiplier using multiple input floating gate transistors,\u201d ESSCIRC (1996) 100."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J.F. Schoeman and T.-H. Joubert: \u201cFour quadrant analogue CMOS multiplier using capacitively coupled dualgate transistors,\u201d Electron. Lett. <b>32<\/b> (1996) 209 (DOI: 10.1049\/el: 19960158).","DOI":"10.1049\/el:19960158"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J.E. Molinar, <i>et al.<\/i>: \u201cFloating-bulk transistors: an alternative design technique for CMOS low-voltage analog circuits,\u201d IEICE Electronics Express <b>17<\/b> (2020) 20190748 (DOI: 10.1587\/elex.17.20190748).","DOI":"10.1587\/elex.17.20190748"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/11\/19_19.20220130\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T03:27:24Z","timestamp":1654918044000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/11\/19_19.20220130\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,10]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220130","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,10]]},"article-number":"19.20220130"}}