{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:24:26Z","timestamp":1762341866107},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,6,10]]},"DOI":"10.1587\/elex.19.20220167","type":"journal-article","created":{"date-parts":[[2022,5,8]],"date-time":"2022-05-08T22:09:57Z","timestamp":1652047797000},"page":"20220167-20220167","source":"Crossref","is-referenced-by-count":2,"title":["A multi-level architecture for hardware Trojan and vulnerability runtime detection and response towards cryptographic IP"],"prefix":"10.1587","volume":"19","author":[{"given":"Zhaojie","family":"Dong","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-Dimensional and Nanometer Integrated Circuit Design Automation Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-Dimensional and Nanometer Integrated Circuit Design Automation Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-Dimensional and Nanometer Integrated Circuit Design Automation Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Basak, <i>et al<\/i>.: \u201cA flexible architecture for systematic imple-mentation of SoC security policies,\u201d 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2015) 536 (DOI: 10.1109\/ICCAD.2015.7372616).","DOI":"10.1109\/ICCAD.2015.7372616"},{"key":"2","unstructured":"[2] G. Dessouky, <i>et al<\/i>.: \u201cHardFails: insights into software-exploitable hardware bugs,\u201d Usenix Security Symposium (USENIX Security) (2019) 213."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Basak, <i>et al<\/i>.: \u201cSecurity assurance for system-on-chip designs with untrusted IPs,\u201d IEEE Trans. Inf. Forensics Security <b>12<\/b> (2017) 1515 (DOI: 10.1109\/TIFS.2017.2658544).","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B. Tan, <i>et al<\/i>.: \u201cToward hardware-based IP vulnerability detection and post-deployment patching in systems-on-chip,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>40<\/b> (2021) 1158 (DOI: 10.1109\/TCAD.2020.3019772).","DOI":"10.1109\/TCAD.2020.3019772"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Li, <i>et al<\/i>.: \u201cA survey of hardware Trojan detection, diagnosis and prevention,\u201d International Conference on Computer-Aided Design and Computer Graphics (2015) 173 (DOI: 10.1109\/CADGRAPHICS.2015.41).","DOI":"10.1109\/CADGRAPHICS.2015.41"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Reece, <i>et al<\/i>.: \u201cDesign comparison to identify malicious hardware in external intellectual property,\u201d 2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications (2011) 639 (DOI: 10.1109\/TrustCom.2011.82).","DOI":"10.1109\/TrustCom.2011.82"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Zhang and M. Tehranipoor: \u201cCase study: detecting hardware Trojans in third-party digital IP cores,\u201d IEEE International Symposium on Hardware-Oriented Security and Trust (2011) 67 (DOI: 10.1109\/HST.2011.5954998).","DOI":"10.1109\/HST.2011.5954998"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Hicks, <i>et al<\/i>.: \u201cOvercoming an untrusted computing base: detecting and removing malicious hardware automatically,\u201d IEEE Symposium on Security and Privacy (2010) 159 (DOI: 10.1109\/SP.2010.18).","DOI":"10.1109\/SP.2010.18"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Zhang, <i>et al<\/i>.: \u201cVeriTrust: verification for hardware trust,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>34<\/b> (2015) 1148 (DOI: 10.1109\/TCAD.2015.2422836).","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D.K. Karunakaran and N. Mohankumar: \u201cMalicious combin-ational hardware Trojan detection by gate level characterization in 90nm technology,\u201d Fifth International Conference on Computing, Communications and Networking Technologies (ICCCNT) (2014) 1 (DOI: 10.1109\/ICCCNT.2014.6963036).","DOI":"10.1109\/ICCCNT.2014.6963036"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Cao, <i>et al<\/i>.: \u201cA cluster-based distributed active current sensing circuit for hardware Trojan detection,\u201d IEEE Trans. Inf. Forensics Security <b>9<\/b> (2014) 2220 (DOI: 10.1109\/TIFS.2014.2360432).","DOI":"10.1109\/TIFS.2014.2360432"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] P. Kumar and R. Srinivasan: \u201cDetection of hardware Trojan in SEA using path delay,\u201d 2014 IEEE Students\u2019 Conference on Electrical, Electronics and Computer Science (2014) 1 (DOI: 10.1109\/SCEECS.2014.6804444).","DOI":"10.1109\/SCEECS.2014.6804444"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] O. S\u00f6ll, <i>et al<\/i>.: \u201cEM-based detection of hardware trojans on FPGAs,\u201d IEEE International Symposium on Hardware-Oriented Security and Trust (HOST) (2014) 84 (DOI: 10.1109\/HST.2014.6855574).","DOI":"10.1109\/HST.2014.6855574"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Narasimhan, <i>et al<\/i>.: \u201cHardware Trojan detection by multiple-parameter side-channel analysis,\u201d IEEE Trans. Comput. <b>62<\/b> (2013) 2183 (DOI: 10.1109\/TC.2012.200).","DOI":"10.1109\/TC.2012.200"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Bhunia, <i>et al<\/i>.: \u201cHardware Trojan attacks: threat analysis and countermeasures,\u201d Proc. IEEE <b>102<\/b> (2014) 1229 (DOI: 10.1109\/JPROC.2014.2334493).","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Nath, <i>et al<\/i>.: \u201cResilient system-on-chip designs with NoC fabrics,\u201d IEEE Trans. Inf. Forensics Security <b>15<\/b> (2020) 2808 (DOI: 10.1109\/TIFS.2020.2977534).","DOI":"10.1109\/TIFS.2020.2977534"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] U. Alsaiari and F. Gebali: \u201cHardware trojan detection using reconfigurable assertion checkers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1575 (DOI: 10.1109\/TVLSI.2019.2908964).","DOI":"10.1109\/TVLSI.2019.2908964"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] U. Alsaiari, <i>et al<\/i>.: \u201cProgrammable assertion checkers for hard-ware Trojan detection,\u201d Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA) (2017) 1 (DOI: 10.1109\/PRIME-LA.2017.7899173).","DOI":"10.1109\/PRIME-LA.2017.7899173"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] X.T. Ngo, <i>et al<\/i>.: \u201cHardware property checker for run-time hardware Trojan detection,\u201d European Conference on Circuit Theory and Design (ECCTD) (2015) 1 (DOI: 10.1109\/ECCTD.2015.7300085).","DOI":"10.1109\/ECCTD.2015.7300085"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Portillo and E. John: \u201cUsing static hardware wrappers to thwart hardware Trojans and code bugs at runtime,\u201d IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS) (2018) 1034 (DOI: 10.1109\/MWSCAS.2018.8624091).","DOI":"10.1109\/MWSCAS.2018.8624091"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] F. Siddiqui, <i>et al<\/i>.: \u201cEmbedded policing and policy enforcement approach for future secure IoT technologies,\u201d Living in the Internet of Things: Cybersecurity of the IoT (2018) 1 (DOI: 10.1049\/cp.2018.0010).","DOI":"10.1049\/cp.2018.0010"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Rajendran, <i>et al<\/i>.: \u201cSecuring processors against insider attacks: a circuit-microarchitecture co-design approach,\u201d IEEE Des. Test <b>30<\/b> (2013) 35 (DOI: 10.1109\/MDAT.2013.2249554).","DOI":"10.1109\/MDAT.2013.2249554"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] C. Bao, <i>et al<\/i>.: \u201cTemperature tracking: toward robust run-time detection of hardware Trojans,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>34<\/b> (2015) 1577 (DOI: 10.1109\/TCAD.2015.2424929).","DOI":"10.1109\/TCAD.2015.2424929"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Mathew, <i>et al<\/i>.: \u201c340mV-1.1V, 289Gbps\/W, 2090-gate nano-AES hardware accelerator with area-optimized encrypt\/decrypt GF(2<sup>4<\/sup>)<sup>2<\/sup> polynomials in 22nm tri-gate CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1048 (DOI: 10.1109\/JSSC.2014.2384039).","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Q. Zhou, <i>et al<\/i>.: \u201c28nm asynchronous area-saving AES processor with high Common and machine learning side-channel attack resistance,\u201d IEICE Electron. Express <b>18<\/b> (2021) 309 (DOI: 10.1587\/elex.18.20210309).","DOI":"10.1587\/elex.18.20210309"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Bui, <i>et al<\/i>.: \u201cAES datapath optimization strategies for low-power low-energy multisecurity-level Internet-of-Things applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 3281 (DOI: 10.1109\/TVLSI.2017.2716386).","DOI":"10.1109\/TVLSI.2017.2716386"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] T. Zhang, <i>et al<\/i>.: \u201cA reverse engineering-based framework assisting hardware Trojan detection for encrypted IPs,\u201d 2018 Eighth International Conference on Instrumentation &amp; Measurement, Computer, Communication and Control (IMCCC) (2018) 1649 (DOI: 10.1109\/IMCCC.2018.00340).","DOI":"10.1109\/IMCCC.2018.00340"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Jin, <i>et al<\/i>.: \u201cExperiences in hardware Trojan design and imple-mentation,\u201d IEEE International Workshop on Hardware-Oriented Security and Trust (HOST) (2009) 50 (DOI: 10.1109\/HST.2009.5224971).","DOI":"10.1109\/HST.2009.5224971"},{"key":"29","unstructured":"[29] Common Weakness Enumeration: http:\/\/cwe.mitre.org\/data\/defini-tions\/1194."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] F.R. Henriquez, <i>et al<\/i>.: \u201c4.2 Gbit\/s single-chip FPGA implementation of AES algorithm,\u201d Electron. Letters <b>39<\/b> (2003) 1115 (DOI: 10.1049\/el.20030746).","DOI":"10.1049\/el:20030746"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/11\/19_19.20220167\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:04:27Z","timestamp":1715231067000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/11\/19_19.20220167\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,10]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220167","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,10]]},"article-number":"19.20220167"}}