{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:32:48Z","timestamp":1764333168574},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1587\/elex.19.20220170","type":"journal-article","created":{"date-parts":[[2022,5,29]],"date-time":"2022-05-29T22:09:09Z","timestamp":1653862149000},"page":"20220170-20220170","source":"Crossref","is-referenced-by-count":3,"title":["Novel radiation-hardened latch design for space-radiation environments"],"prefix":"10.1587","volume":"19","author":[{"given":"Qiang","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Hanwen","family":"Dong","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Licai","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xiuying","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Guo, <i>et al<\/i>.: \u201cDesign and evaluation of low-complexity radiation hardened CMOS latch for double-node upset tolerance,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 1925 (DOI: 10.1109\/TCSI.2020.2973676).","DOI":"10.1109\/TCSI.2020.2973676"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Pal, <i>et. al<\/i>.: \u201cDesign of soft-error-aware SRAM with multi-node upset recovery for aerospace applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 2470 (DOI: 10.1109\/TCSI.2021.3064870).","DOI":"10.1109\/TCSI.2021.3064870"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Peng, <i>et al<\/i>., \u201cRadiation-hardened 14T SRAM bitcell with speed and power optimized for space application,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 407 (DOI: 10.1109\/TVLSI.2018.2879341).","DOI":"10.1109\/TVLSI.2018.2879341"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Lin, <i>et al<\/i>.: \u201cAnalysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 68 (DOI: 10.1109\/TDMR.2011.2167233).","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Watkins and S. Tragoudas: \u201cRadiation hardened latch designs for double and triple node upsets,\u201d IEEE Trans. Emerg. Topics Comput. <b>8<\/b> (2020) 616 (DOI: 10.1109\/TETC.2017.2776285).","DOI":"10.1109\/TETC.2017.2776285"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Naga Raghuram, <i>et al<\/i>.: \u201cDouble node upset tolerant RHBD15T SRAM cell design for space applications,\u201d IEEE Trans. Device Mater. Rel. <b>20<\/b> (2020) 181 (DOI: 10.1109\/TDMR.2020.2970089).","DOI":"10.1109\/TDMR.2020.2970089"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Chen, <i>et al<\/i>.: \u201cNovel layout technique for N-hit single-event transient mitigation via source-extension,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2859 (DOI: 10.1109\/TNS.2012.2212457).","DOI":"10.1109\/TNS.2012.2212457"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Qi, <i>et al<\/i>.: \u201cA highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 388 (DOI: 10.1109\/TDMR.2016.2593590).","DOI":"10.1109\/TDMR.2016.2593590"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Ahmad, <i>et al<\/i>.: , \u201cSoft error hardened symmetric SRAM cell with high read stability,\u201d 2017 Inter Conf. Multimedia, Signal Processing and Communication Technologies (IMPACT) (2017) 189 (DOI: 10.1109\/MSPCT.2017.8364002).","DOI":"10.1109\/MSPCT.2017.8364002"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Aditya, <i>et al<\/i>.: \u201cTransient response of 0.18-\u00b5m SOI MOSFETs and SRAM bit-cells to heavy-ion irradiation for variable SOI film thickness,\u201d IEEE Trans. Electron Devices <b>65<\/b> (2018) 4826 (DOI: 10.1109\/TED.2018.2869490).","DOI":"10.1109\/TED.2018.2869490"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Guo, <i>et al<\/i>.: \u201cNovel radiation-hardened-by-design (RHBD) 12T memory cell for aerospace applications in nanoscale CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1593 (DOI: 10.1109\/TVLSI.2016.2645282).","DOI":"10.1109\/TVLSI.2016.2645282"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X. Cui, <i>et al<\/i>.: \u201cA new scheme of the low-cost multiple-node-upset-tolerant latch,\u201d IEEE Trans. Device Mater. Rel. <b>22<\/b> (2022) 50 (DOI: 10.1109\/TDMR.2022.3141427).","DOI":"10.1109\/TDMR.2022.3141427"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Pal, <i>et al<\/i>.: \u201cSoft-error-aware read-stability-enhanced low-power 12T SRAM with multi-node upset recoverability for aerospace applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 1560 (DOI: 10.1109\/TCSI.2022.3147675).","DOI":"10.1109\/TCSI.2022.3147675"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Yan, <i>et al<\/i>.: \u201cQuadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 879 (DOI: 10.1109\/TCSI.2019.2959007).","DOI":"10.1109\/TCSI.2019.2959007"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Yan, <i>et al<\/i>.: \u201cNovel double-node-upset-tolerant memory cell designs through radiation-hardening-by-design and layout,\u201d IEEE Trans. Rel. <b>68<\/b> (2019) 354 (DOI: 10.1109\/TR.2018.2876243).","DOI":"10.1109\/TR.2018.2876243"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Yan, <i>et al<\/i>.: \u201cHigh-performance, low-cost, and highly reliable radiation hardened latch design,\u201d Electronics Letters <b>52<\/b> (2015) 139 (DOI: 10.1049\/el.2015.3020).","DOI":"10.1049\/el.2015.3020"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Q. Li, <i>et al<\/i>.: \u201cSelf-recovery tolerance latch design based on the radiation mechanism,\u201d IEEE Access <b>8<\/b> (2020) 220152 (DOI: 10.1109\/ACCESS.2020.3040189).","DOI":"10.1109\/ACCESS.2020.3040189"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Fazeli, <i>et al<\/i>.: , \u201cFeedback redundancy: a power efficient SEU-tolerant latch design for deep sub-micron technologies,\u201d IEEE\/IFIP Inter Conf. Dependable Sys. Networks (2007) 276 (DOI: 10.1109\/DSN.2007.51).","DOI":"10.1109\/DSN.2007.51"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Pal, <i>et al<\/i>.: \u201cSoft-error-immune read-stability-improved SRAM for multi-node upset tolerance in space applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 3317 (DOI: 10.1109\/TCSI.2021.3085516).","DOI":"10.1109\/TCSI.2021.3085516"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Q. Zhao, <i>et al<\/i>.: \u201cNovel write-enhanced and highly reliable RHPD-12T SRAM cells for space applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2017) 848 (DOI: 10.1109\/TVLSI.2019.2955865).","DOI":"10.1109\/TVLSI.2019.2955865"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Calin, <i>et al<\/i>.: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 2874 (DOI: 10.1109\/23.556880).","DOI":"10.1109\/23.556880"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Yan, <i>et al<\/i>.: \u201cSingle event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS,\u201d Microelectronics Journal <b>61<\/b> (2017) 43 (DOI: 10.1016\/j.mejo.2017.01.001).","DOI":"10.1016\/j.mejo.2017.01.001"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Lin, <i>et al<\/i>.: \u201cDesign and performance evaluation of radiation hardened latches for nanoscale CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1315 (DOI: 10.1109\/TVLSI.2010.2047954).","DOI":"10.1109\/TVLSI.2010.2047954"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Hui and Z. Yun: \u201cCircuit and layout combination technique to enhance multiple nodes upset tolerance in latches,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150286 (DOI: 10.1587\/elex.12.20150286).","DOI":"10.1587\/elex.12.20150286"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Das, <i>et al<\/i>.: \u201cRazorII: in situ error detection and correction for PVT and SER tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Jiang, <i>et al<\/i>.: \u201cQuadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 967 (DOI: 10.1109\/TCSI.2018.2872507).","DOI":"10.1109\/TCSI.2018.2872507"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Li, <i>et al<\/i>.: \u201cDesign of high-reliability memory cell to mitigate single event multiple node upsets,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 4170 (DOI: 10.1109\/TCSI.2021.3100900).","DOI":"10.1109\/TCSI.2021.3100900"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Kumar and A. Mukherjee: \u201cA self-healing, high performance and low-cost radiation hardened latch design,\u201d IEEE Inter. Symposium Defect Fault Tolerance VLSI Nanotechnology Syst (DFT) (2021) 1 (DOI: 10.1109\/DFT52944.2021.9568359).","DOI":"10.1109\/DFT52944.2021.9568359"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Guo, <i>et al<\/i>.: \u201cHigh-performance CMOS latch designs for recovering all single and double node upsets,\u201d IEEE Trans Aerosp. Electron. Syst. <b>57<\/b> (2021) 4401 (DOI: 10.1109\/TAES.2021.3092507).","DOI":"10.1109\/TAES.2021.3092507"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Pal, <i>et al<\/i>.: \u201cSoft-error resilient read decoupled SRAM with multi-node upset recovery for space applications,\u201d IEEE Trans. Electron Devices <b>68<\/b> (2021) 2246 (DOI: 10.1109\/TED.2021.3061642).","DOI":"10.1109\/TED.2021.3061642"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] L. Wen, <i>et al<\/i>.: \u201cRadiation-hardened, read-disturbance-free new-quatro-10T memory cell for aerospace applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1935 (DOI: 10.1109\/TVLSI.2020.2991755).","DOI":"10.1109\/TVLSI.2020.2991755"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220170\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T04:26:14Z","timestamp":1657945574000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220170\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":31,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220170","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,10]]},"article-number":"19.20220170"}}