{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:44:54Z","timestamp":1753922694486},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,6,25]]},"DOI":"10.1587\/elex.19.20220212","type":"journal-article","created":{"date-parts":[[2022,5,29]],"date-time":"2022-05-29T22:09:09Z","timestamp":1653862149000},"page":"20220212-20220212","source":"Crossref","is-referenced-by-count":2,"title":["A side-channel-attack countermeasure for elliptic curve point multiplication based on dynamic power compensation"],"prefix":"10.1587","volume":"19","author":[{"given":"Wei","family":"Li","sequence":"first","affiliation":[{"name":"Information Engineering University"}]},{"given":"Han","family":"Zeng","sequence":"additional","affiliation":[{"name":"Information Engineering University"}]},{"given":"Tao","family":"Chen","sequence":"additional","affiliation":[{"name":"Information Engineering University"}]},{"given":"Longmei","family":"Nan","sequence":"additional","affiliation":[{"name":"Information Engineering University"}]},{"given":"Chenguang","family":"Yang","sequence":"additional","affiliation":[{"name":"Information Engineering University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Pelzl: <i>Understanding Cryptography<\/i> (Springer, New York, 2009) 251."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J S. Coron: \u201cResistance against differential power analysis for elliptic curve cryptosystems,\u201d CHES (1999) 292 (DOI: 10.1007\/3-540-48059-5_25).","DOI":"10.1007\/3-540-48059-5_25"},{"key":"3","unstructured":"[3] S. Xu: \u201cResearch on power analysis attack on some typical public-key cryptosystems implementations with its countermeasures,\u201d Ph.D. Dissertation, Shanghai Jiao Tong University, Shanghai (2018)."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Bellizia, <i>et al<\/i>.: \u201cSecure double rate registers as an RTL countermeasure against power analysis attacks,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1368 (DOI: 10.1109\/TVLSI.2018.2816914).","DOI":"10.1109\/TVLSI.2018.2816914"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Kar, <i>et al<\/i>.: \u201cImproved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator,\u201d IEEE International Solid-State Circuits Conference (2017) 142 (DOI: 10.1109\/ISSCC.2017.7870301).","DOI":"10.1109\/ISSCC.2017.7870301"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Singh, <i>et al<\/i>.: \u201cA 128b AES engine with higher resistance to power and electromagnetic side-channel attacks enabled by a security-aware integrated all-digital low-dropout regulator,\u201d IEEE International Solid-State Circuits Conference (2019) 403 (DOI: 10.1109\/ISSCC.2019.8662344).","DOI":"10.1109\/ISSCC.2019.8662344"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.K. Oudjida and A. Liacha: \u201cRadix-2<sup><i>w<\/i><\/sup> arithmetic for scalar multiplication in elliptic curve cryptography,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 1979 (DOI: 10.1109\/TCSI.2021.3054781).","DOI":"10.1109\/TCSI.2021.3054781"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Z. Liu, <i>et al.<\/i>: \u201cFourQ on embedded devices with strong countermeasures against side-channel attacks,\u201d IEEE Trans. Dependable and Secure Comput. <b>17<\/b> (2018) 536 (DOI: 10.1109\/TDSC.2018.2799844).","DOI":"10.1109\/TDSC.2018.2799844"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Choi, <i>et al.<\/i>: \u201cECC coprocessor over a NIST prime field using fast partial montgomery reduction,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 1206 (DOI: 10.1109\/TCSI.2020.3039753).","DOI":"10.1109\/TCSI.2020.3039753"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Lee, <i>et al.<\/i>: \u201cEfficient power-analysis-resistant dual-field elliptic curve cryptographic processor using heterogeneous dual-processing-element architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 49 (DOI: 10.1109\/TVLSI.2013.2237930).","DOI":"10.1109\/TVLSI.2013.2237930"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Liu, <i>et al.<\/i>: \u201cAn efficient and flexible hardware implementation of the dual-field elliptic curve cryptographic processor,\u201d IEEE Trans. Ind. Electron. <b>64<\/b> (2017) 1267 (DOI: 10.1109\/TIE.2016.2625241).","DOI":"10.1109\/TIE.2016.2625241"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] G. Gogniat, <i>et al<\/i>.: \u201cReconfigurable hardware for high-security\/high-performance embedded systems: the SAFES perspective,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>16<\/b> (2008) 144 (DOI: 10.1109\/TVLSI.2007.912030).","DOI":"10.1109\/TVLSI.2007.912030"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Yang, <i>et al<\/i>.: \u201cCountering power analysis attacks by exploiting characteristics of multicore processors,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180084 (DOI: 10.1587\/elex.15.20180084).","DOI":"10.1587\/elex.15.20180084"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Yang, <i>et al.<\/i>: \u201cA power analysis attack resistant multicore platform with effective randomization techniques,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1423 (DOI: 10.1109\/TVLSI.2020.2971636).","DOI":"10.1109\/TVLSI.2020.2971636"},{"key":"15","unstructured":"[15] S. Mangard, <i>et al.<\/i>: <i>Power Analysis Attacks<\/i> (Science Press, Beijing, 2010) 59."},{"key":"16","unstructured":"[16] D. Hankerson, <i>et al.<\/i>: <i>Guide to Elliptic Curve Cryptography<\/i> (Publishing house of electronics industry, Beijing, 2004)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.A. Mehrabi, <i>et al.<\/i>: \u201cElliptic curve cryptography point multiplication core for hardware security module,\u201d IEEE Trans. Comput. <b>69<\/b> (2020) 1707 (DOI: 10.1109\/TC.2020.3013266).","DOI":"10.1109\/TC.2020.3013266"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D.B. Roy and D. Mukhopadhyay: \u201cHigh-speed implementation of ECC scalar multiplication in GF(<i>p<\/i>) for generic Montgomery curves,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1587 (DOI: 10.1109\/TVLSI.2019.2905899).","DOI":"10.1109\/TVLSI.2019.2905899"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] W. Shan, <i>et al.<\/i>: \u201cMachine learning based side-channel-attack countermeasure with hamming-distance redistribution and its application on advanced encryption standard,\u201d Electron. Lett. <b>53<\/b> (2017) 926 (DOI: 10.1049\/el.2017.1460).","DOI":"10.1049\/el.2017.1460"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] W. Shan, <i>et al.<\/i>: \u201cMachine learning assisted side-channel-attack countermeasure and its application on a 28-nm AES circuit,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 794 (DOI: 10.1109\/JSSC.2019.2953855).","DOI":"10.1109\/JSSC.2019.2953855"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P.L. Montgomery: \u201cModular multiplication without trial division,\u201d Mathematics of Computation <b>44<\/b> (1985) 519 (DOI: 10.1090\/S0025-5718-1985-0777282-X).","DOI":"10.1090\/S0025-5718-1985-0777282-X"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] L. Yeh, <i>et al<\/i>.: \u201cAn energy-efficient dual-field elliptic curve cryptography processor for internet of things applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1614 (DOI: 10.1109\/TCSII.2020.3012448).","DOI":"10.1109\/TCSII.2020.3012448"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] R. Salarifard, <i>et al<\/i>.: \u201cA low-latency and low-complexity point-multiplication in ECC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 2869 (DOI: 10.1109\/TCSI.2018.2801118).","DOI":"10.1109\/TCSI.2018.2801118"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Ding, <i>et al<\/i>.: \u201cHigh-speed ECC processor over NIST prime fields applied with Toom-Cook multiplication,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 1003 (DOI: 10.1109\/TCSI.2018.2878598).","DOI":"10.1109\/TCSI.2018.2878598"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] H. Marzouqi, <i>et al<\/i>.: \u201cA high-speed FPGA implementation of an RSD-based ECC processor,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 151 (DOI: 10.1109\/TVLSI.2015.2391274).","DOI":"10.1109\/TVLSI.2015.2391274"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Chen, <i>et al<\/i>.: \u201cA dual-field elliptic curve cryptographic processor with a radix-4 unified division unit,\u201d IEEE International Symposium of Circuits and Systems (2011) (DOI: 10.1109\/ISCAS.2011.5937665).","DOI":"10.1109\/ISCAS.2011.5937665"},{"key":"27","unstructured":"[27] J. Cui, <i>et al.<\/i>: <i>25 Classical Metaheuristics<\/i> (Enterprise Management Press, Beijing, 2021) 96."},{"key":"28","unstructured":"[28] Z. Liu: \u201cResearch on key technologies of elliptic curve cryptography processor with power analysis attacks resistance,\u201d Ph.D. Dissertation, Huazhong University of Science &amp; Technology, Wuhan (2017)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T. Akishita and T. Takagi: \u201cZero-value point attacks on elliptic curve cryptosystem,\u201d International Conference on Information Security (2003) 218 (DOI: 10.1007\/10958513_17).","DOI":"10.1007\/10958513_17"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Oliveira, <i>et al<\/i>.: \u201cThe Montgomery ladder on binary elliptic curves,\u201d J. Cryptograph. Eng. <b>8<\/b> (2018) 241 (DOI: 10.1007\/s13389-017-0163-8).","DOI":"10.1007\/s13389-017-0163-8"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J.W. Lee, <i>et al<\/i>.: \u201cEfficient power-analysis-resistant dual-field elliptic curve cryptographic processor using heterogeneous dual-processing-element architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 49 (DOI: 10.1109\/TVLSI.2013.2237930).","DOI":"10.1109\/TVLSI.2013.2237930"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/12\/19_19.20220212\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,25]],"date-time":"2022-06-25T05:17:42Z","timestamp":1656134262000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/12\/19_19.20220212\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,25]]},"references-count":31,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220212","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,25]]},"article-number":"19.20220212"}}