{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:19:08Z","timestamp":1715300348884},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1587\/elex.19.20220225","type":"journal-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T22:10:55Z","timestamp":1654207855000},"page":"20220225-20220225","source":"Crossref","is-referenced-by-count":2,"title":["Elastic adaptive prefetching for non-volatile cache in IoT terminals"],"prefix":"10.1587","volume":"19","author":[{"given":"Mao","family":"Ni","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Xiaoran","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Chenji","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Yiheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"Beijing Key Laboratory of Three-dimensional and Nanometer Integrated Circuit Design Automation Technology"}]},{"given":"Ying","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] 2020 China Intelligent Internet of Things (AIoT) White Paper (2020)."},{"key":"2","unstructured":"[2] A. Tosiron, <i>et al<\/i>.: \u201cRight-provisioned IoT edge computing: an overview,\u201d GLSVLSI\u201919 (2019) 531 (DOI: 10.1145\/3299874.3319338)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Ni, <i>et al<\/i>.: \u201cWrite back energy optimization for STT-MRAM-based last-level cache with data pattern characterization,\u201d JETC <b>16<\/b> (2020) 1 (DOI: 10.1145\/3381860).","DOI":"10.1145\/3381860"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Sun, <i>et al<\/i>.: \u201cAn energy-efficient and fast scheme for hybrid storage class memory in an AIoT terminal system,\u201d Electronics <b>9<\/b> (2020) 1013 (DOI: 10.3390\/electronics9061013).","DOI":"10.3390\/electronics9061013"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C. Liu, <i>et al<\/i>.: \u201cFast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200090 (DOI: 10.1587\/elex.17.20200090).","DOI":"10.1587\/elex.17.20200090"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] K. Kuan and T. Adegbija: \u201cHALLS: an energy-efficient highly adaptable last level STT-RAM cache for multicore systems,\u201d IEEE Trans. Comput. <b>68<\/b> (2019) 1623 (DOI: 10.1109\/tc.2019.2918153).","DOI":"10.1109\/TC.2019.2918153"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Jog, <i>et al<\/i>.: \u201cCache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs,\u201d Proc. DAC Design Autom. Conf. (2012) 243 (DOI: 10.1145\/2228360.2228406).","DOI":"10.1145\/2228360.2228406"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Dong, <i>et al<\/i>.: \u201cCircuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement,\u201d DAC (2008) (DOI: 10.1145\/1391469.1391610).","DOI":"10.1145\/1391469.1391610"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z. Sun, <i>et al<\/i>.: \u201cMulti retention level STT-RAM cache designs with a dynamic refresh scheme,\u201d MICRO (2011) 329 (DOI: 10.1145\/2155620.2155659).","DOI":"10.1145\/2155620.2155659"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Kuan and T. Adegbija: \u201cEnergy-efficient runtime adaptable L1 STT-RAM cache design,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2019) 1328 (DOI: 10.1109\/tcad.2019.2912920)","DOI":"10.1109\/TCAD.2019.2912920"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Kuan, <i>et al<\/i>.: \u201cA study of runtime adaptive prefetching for STTRAM L1 caches,\u201d ICCD (2020) (DOI: 10.1109\/ICCD50377.2020.00051).","DOI":"10.1109\/ICCD50377.2020.00051"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Ahn, <i>et al<\/i>.: \u201cDasca: dead write prediction assisted STT-RAM cache architecture,\u201d HPCA (2014) (DOI: 10.1109\/hpca.2014.6835944).","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Sayed, <i>et al<\/i>.: \u201cA cross-layer adaptive approach for performance and power optimization in STT-MRAM,\u201d DATE (2018) (DOI: 10.23919\/date.2018.8342114).","DOI":"10.23919\/DATE.2018.8342114"},{"key":"14","unstructured":"[14] M. Shihab, <i>et al<\/i>.: \u201cCouture: tailoring STT-MRAM for persistent main memory,\u201d 4th Workshop Interact. NVM\/Flash Operat. Sys. Workloads (2016)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H. Noguchi, <i>et al<\/i>.: \u201c7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write\/read-modify-write scheme,\u201d ISSCC (2016) (DOI: 10.1109\/ISSCC.2016.7417942).","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"16","unstructured":"[16] Q. Chen: \u201cDesign and optimization of hybrid cache based on SRAM and STT-MRAM,\u201d."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Z. Wang, <i>et al<\/i>.: \u201cAdaptive placement and migration policy for an STT-RAM based hybrid cache,\u201d HPCA (2014) (DOI: 10.1109\/hpca.2014.6835933).","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Park, <i>et al<\/i>.: \u201cMH cache: a multi-retention STT-RAM-based low-power last-level cache for mobile hardware rendering systems,\u201d ACM Trans. Arch. Code Optimization<b>16<\/b> (2019) 1 (DOI: 10.1145\/3328520).","DOI":"10.1145\/3328520"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Sayed, <i>et al<\/i>.: \u201cCompiler-assisted and profiling-based analysis for fast and efficient STT-MRAM on-chip cache design,\u201d ACM Trans. Des. Auto. Electron. Sys. <b>24<\/b> (2019) 1 (DOI: 10.1145\/3321693).","DOI":"10.1145\/3321693"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Bera, <i>et al<\/i>.: \u201cDSPatch: dual spatial pattern prefetcher,\u201d Proc. 52nd Ann. IEEE\/ACM Internat. Symp. Micro architecture (2019) (DOI: 10.1145\/3352460.3358325).","DOI":"10.1145\/3352460.3358325"},{"key":"21","unstructured":"[21] Y. Ishii, <i>et al<\/i>.: \u201cAccess map pattern matching for high performance data cache prefetch,\u201d J. Inst.-Level Parall. (2011)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] E. Bhatia, <i>et al<\/i>.: \u201cPerceptron-based prefetch filtering,\u201d ISCA (2019) 1 (DOI: 10.1145\/3307650.3322207).","DOI":"10.1145\/3307650.3322207"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] P. Michaud, \u201cBest-offset hardware prefetching,\u201d HPCA (2016) (DOI: 10.1109\/HPCA.2016.7446087).","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K. Korgaonkar, <i>et al<\/i>.: \u201cDensity tradeoffs of non-volatile memory as a replacement for SRAM based last level cache,\u201d ISCA (2018) (DOI: 10.1109\/ISCA.2018.00035).","DOI":"10.1109\/ISCA.2018.00035"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M.P. Komalan, <i>et al<\/i>.: \u201cSystem level exploration of a STT-MRAM based level 1 data-cache,\u201d DATE (2015) (DOI: 10.7873\/date.2015.0551).","DOI":"10.7873\/DATE.2015.0551"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Srinath, <i>et al<\/i>.: \u201cFeedback directed prefetching: improving the performance and bandwidth-efficiency of hardware prefetchers,\u201d (2006).","DOI":"10.1109\/HPCA.2007.346185"},{"key":"27","unstructured":"[27] H. Wim, <i>et al<\/i>.: \u201cNear-side prefetch throttling: adaptive prefetching for high-performance many-core processors,\u201d PACT (2018) 1 (DOI: 10.1145\/3243176.3243181)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Ni, <i>et al<\/i>.: \u201cWrite-awareness prefetching for non-volatile cache in energy-constrained IoT device,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20210499 (DOI: 10.1587\/elex.19.20210499).","DOI":"10.1587\/elex.19.20210499"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] N. Binkert, <i>et al<\/i>.: \u201cThe gem5 simulator,\u201d SIGARCH Comput. Archit. News <b>39<\/b> (2011) 1 (DOI: 10.1145\/2024716.2024718).","DOI":"10.1145\/2024716.2024718"},{"key":"30","unstructured":"[30] SPEC CPU 2006 Benchmarks, http:\/\/www.spec.org\/cpu2006."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220225\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:05:10Z","timestamp":1715231110000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220225\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":30,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220225","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,10]]},"article-number":"19.20220225"}}