{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:19:06Z","timestamp":1715300346997},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,8,25]]},"DOI":"10.1587\/elex.19.20220246","type":"journal-article","created":{"date-parts":[[2022,7,20]],"date-time":"2022-07-20T22:10:11Z","timestamp":1658355011000},"page":"20220246-20220246","source":"Crossref","is-referenced-by-count":3,"title":["LDCPUF: A novel FPGA-based physical unclonable function with ultra-low hardware cost"],"prefix":"10.1587","volume":"19","author":[{"given":"Luo","family":"Zufeng","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yuan","family":"Guoshun","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] E. Simpson and P. Schaumont: \u201cOffline hardware\/software authentication for reconfigurable platforms,\u201d Cryptographic Hardware and Embedded Systems <b>4249<\/b> (2006) 311 (DOI: 10.1007\/11894063_25).","DOI":"10.1007\/11894063_25"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Sunkavilli, <i>et al.<\/i>: \u201cNew security threats on FPGAs: from FPGA design tools perspective,\u201d IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2021) (DOI: 10.1109\/ISVLSI51109.2021.00058).","DOI":"10.1109\/ISVLSI51109.2021.00058"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.S. Kumar, <i>et al.<\/i>: \u201cExtended abstract: the butterfly PUF protecting IP on every FPGA,\u201d IEEE International Workshop on Hardware-Oriented Security and Trust (2008) 67 (DOI: 10.1109\/HST.2008.4559053).","DOI":"10.1109\/HST.2008.4559053"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S.M. Trimberger and J.J. Moore: \u201cFPGA security: motivations, features, and applications,\u201d Proc. IEEE <b>102<\/b> (2014) 1248 (DOI: 10.1109\/JPROC.2014.2331672).","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Elgendy and E.Y. Tawfik: \u201cImpact of physical design on PUF behavior: a statistical study,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2021) (DOI: 10.1109\/ISCAS51556.2021.9401140).","DOI":"10.1109\/ISCAS51556.2021.9401140"},{"key":"6","unstructured":"[6] J.W. Lee, <i>et al.<\/i>: \u201cA technique to build a secret key in integrated circuits for identification and authentication applications,\u201d Symposium on VLSI Circuits Dig. Tech. Papers (Cat. no.04CH37525) (2004) 176 (DOI: 10.1109\/VLSIC.2004.1346548)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Delvaux and I. Verbauwhede: \u201cFault injection modeling attacks on 65nm arbiter and RO sum PUFs via environmental changes,\u201d IEEE Trans. Circuits Syst. <b>61<\/b> (2013) 1701 (DOI: 10.1109\/TCSI.2013.2290845).","DOI":"10.1109\/TCSI.2013.2290845"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D.P. Sahoo, <i>et al.<\/i>: \u201cA multiplexer-based arbiter PUF composition with enhanced reliability and security,\u201d IEEE Trans. Comput. <b>67<\/b> (2018) 403 (DOI: 10.1109\/TC.2017.2749226).","DOI":"10.1109\/TC.2017.2749226"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Gu, <i>et al.<\/i>: \u201cNovel lightweight FF-APUF design for FPGA,\u201d IEEE International System-on-Chip Conference (SOCC) (2016) 75 (DOI: 10.1109\/SOCC.2016.7905439).","DOI":"10.1109\/SOCC.2016.7905439"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Cao, <i>et al.<\/i>: \u201cAn energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability,\u201d IEEE Access <b>7<\/b> (2019) 105287 (DOI: 10.1109\/ACCESS.2019.2932022).","DOI":"10.1109\/ACCESS.2019.2932022"},{"key":"11","unstructured":"[11] J. Guajardo, <i>et al.<\/i>: \u201cFPGA intrinsic PUFs and their use for IP protection,\u201d Cryptographic Hardware and Embedded Systems (CHES) <b>4727<\/b> (2007) (DOI: 10.1007\/978-3-540-74735-2_5)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Garg and T.T. Kim: \u201cDesign of SRAM PUF with improved uniformity and reliability utilizing device aging effect,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2014) 1941 (DOI: 10.1109\/ISCAS.2014.6865541).","DOI":"10.1109\/ISCAS.2014.6865541"},{"key":"13","unstructured":"[13] R. Maes, <i>et al.<\/i>: \u201cIntrinsic PUFs from flip-flops on reconfigurable devices,\u201d Workshop on Information and System Security (WISSec) (2008)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Hemavathy and V.S. Kanchana Bhaaskaran: \u201cDouble edge-triggered tristate flip-flop physical unclonable function for secure IoT ecosystem,\u201d IEEE International Symposium on Smart Electronic Systems (iSES) (2021) 44 (DOI: 10.1109\/iSES52644.2021.00022).","DOI":"10.1109\/iSES52644.2021.00022"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Shimizu, <i>et al.<\/i>: \u201cGlitch PUF: extracting information from usually unwanted glitches,\u201d IEICE Trans. Fundamentals <b>E95-A<\/b> (2012) 223 (DOI: 10.1587\/transfun.E95.A.223).","DOI":"10.1587\/transfun.E95.A.223"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Nozaki, <i>et al.<\/i>: \u201cPerformance evaluation of unrolled cipher based glitch PUF implemented on Virtex-7,\u201d International Symposium on Devices, Circuits and Systems (ISDCS) (2021) 1 (DOI: 10.1109\/ISDCS52006.2021.9397891).","DOI":"10.1109\/ISDCS52006.2021.9397891"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Dong, <i>et al.<\/i>: \u201cAn anti-interference design based on glitch PUF,\u201d International Conference on Electronics Information and Emergency Communication (ICEIEC) (2019) 217 (DOI: 10.1109\/ICEIEC.2019.8784512).","DOI":"10.1109\/ICEIEC.2019.8784512"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G.E. Suh and S. Devadas: \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d ACM\/IEEE Design Automation Conference (2007) 9 (DOI: 10.1145\/1278480.1278484).","DOI":"10.1109\/DAC.2007.375043"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] C. Gu and M. O\u2019Neill: \u201cUltra-compact and robust FPGA-based PUF identification generator,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2015) 934 (DOI: 10.1109\/ISCAS.2015.7168788).","DOI":"10.1109\/ISCAS.2015.7168788"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Maiti and P. Schaumont: \u201cImproved ring oscillator PUF: an FPGA-friendly secure primitive,\u201d J. Cryptol. <b>24<\/b> (2011) 375 (DOI: 10.1007\/s00145-010-9088-4).","DOI":"10.1007\/s00145-010-9088-4"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Xin, <i>et al.<\/i>: \u201cA configurable ring-oscillator-based PUF for Xilinx FPGAs,\u201d Euromicro Conference on Digital System Design (2011) 651 (DOI: 10.1109\/dsd.2011.88).","DOI":"10.1109\/DSD.2011.88"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M.Z. Gao, <i>et al.<\/i>: \u201cA highly flexible ring oscillator PUF,\u201d ACM\/EDAC\/IEEE Design Automation Conference (DAC) (2014) 1 (DOI: 10.1145\/2593069.2593072).","DOI":"10.1145\/2593069.2593072"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] L. Zhang, <i>et al.<\/i>: \u201cXOR gate based low-cost configurable RO PUF,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2017) 1 (DOI: 10.1109\/ISCAS.2017.8050628).","DOI":"10.1109\/ISCAS.2017.8050628"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Cui, <i>et al.<\/i>: \u201cUltra-lightweight and reconfigurable tristate inverter based physical unclonable function design,\u201d IEEE Access <b>6<\/b> (2018) 28478 (DOI: 10.1109\/ACCESS.2018.2839363).","DOI":"10.1109\/ACCESS.2018.2839363"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Z. Wei, <i>et al.<\/i>: \u201cTransformer PUF: A highly flexible configurable RO PUF based on FPGA,\u201d IEEE Workshop on Signal Processing Systems (SiPS) (2020) 1 (DOI: 10.1109\/SiPS50750.2020.9195259).","DOI":"10.1109\/SiPS50750.2020.9195259"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Deng, <i>et al.<\/i>: \u201cConfigurable ring oscillator PUF using hybrid logic gates,\u201d IEEE Access <b>8<\/b> (2020) 161427 (DOI: 10.1109\/ACCESS.2020.3021205).","DOI":"10.1109\/ACCESS.2020.3021205"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Z. Cherif, <i>et al.<\/i>: \u201cAn easy-to-design PUF based on a single oscillator: the loop PUF,\u201d Euromicro Conference on Digital System Design (2012) 156 (DOI: 10.1109\/DSD.2012.22).","DOI":"10.1109\/DSD.2012.22"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Gan, <i>et al.<\/i>: \u201cA FPGA-based RO PUF with LUT-based self-compare structure and adaptive counter time period tuning,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2018) (DOI: 10.1109\/ISCAS.2018.8351014).","DOI":"10.1109\/ISCAS.2018.8351014"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C. Herder, <i>et al.<\/i>: \u201cPhysical unclonable functions and applications: a tutorial,\u201d Proc. IEEE <b>102<\/b> (2014) 1126 (DOI: 10.1109\/JPROC.2014.2320516).","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Majzoobi, <i>et al.<\/i>: \u201cFPGA-based true random number generation using circuit metastability with adaptive feedback control,\u201d Cryptographic Hardware and Embedded Systems (CHES) (2011) (DOI: 10.1007\/978-3-642-23951-9_2).","DOI":"10.1007\/978-3-642-23951-9_2"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/16\/19_19.20220246\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:06:11Z","timestamp":1715231171000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/16\/19_19.20220246\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,25]]},"references-count":30,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220246","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8,25]]},"article-number":"19.20220246"}}