{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:04:30Z","timestamp":1771614270329,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,9,25]]},"DOI":"10.1587\/elex.19.20220276","type":"journal-article","created":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T22:10:12Z","timestamp":1659996612000},"page":"20220276-20220276","source":"Crossref","is-referenced-by-count":4,"title":["Asynchronous capacitive SAR ADC based on Hopfield network"],"prefix":"10.1587","volume":"19","author":[{"given":"Xueyan","family":"Bai","sequence":"first","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]},{"given":"Shogo","family":"Katayama","sequence":"additional","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]},{"given":"Dan","family":"Yao","sequence":"additional","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]},{"given":"Anna","family":"Kuwana","sequence":"additional","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]},{"given":"Zifei","family":"Xu","sequence":"additional","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"Division of Electronics and Informatics, Faculty of Science and Technology, Gunma University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] F. Maloberti: <i>Data Converters<\/i> (Springer, 2007)."},{"key":"2","unstructured":"[2] R.V.D. Plassche: <i>Integrated Analog-to-Digital and Digital-to-Analog Converters<\/i> (Springer, 2012) (DOI: 10.1007\/978-1-4615-2748-0)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] G. Manganaro: <i>Advanced Data Converters<\/i> (Cambridge University Press, 2012) (DOI: 10.1017\/cbo9780511794292).","DOI":"10.1017\/CBO9780511794292"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.S.-W. Chen: \u201cEvolutions of SAR ADC: from high resolution to high speed regime,\u201d IEEE Custom Integrated Circuits Conference (2018) (DOI: 10.1109\/cicc.2018.8357106).","DOI":"10.1109\/CICC.2018.8357106"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J.-S. Park, <i>et al<\/i>.: \u201cA 2.2mW 12-bit 200MS\/s 28nm CMOS pipelined SAR ADC with dynamic register-based high-speed SAR logic,\u201d IEEE Asian Solid-State Circuits Conference (2020) (DOI: 10.1109\/a-sscc48613.2020.9336146).","DOI":"10.1109\/A-SSCC48613.2020.9336146"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D.-R. Oh, <i>et al<\/i>.: \u201cAn 8-bit 1-GS\/s asynchronous loop-unrolled SAR-flash ADC with complementary dynamic amplifiers in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 1216 (DOI: 10.1109\/jssc.2020.3044624).","DOI":"10.1109\/JSSC.2020.3044624"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P.-C. Tung, <i>et al<\/i>.: \u201cA 10-bit asynchronous SAR ADC with scalable conversion time in 0.18\u00b5m CMOS,\u201d IEEE International Symposium on Circuits and Systems (2016) (DOI: 10.1109\/iscas.2016.7527531).","DOI":"10.1109\/ISCAS.2016.7527531"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] W. Kim, <i>et al<\/i>.: \u201cA 0.6V 12b 10MS\/s low-noise asynchronous SAR-assisted time-interleaved SAR (SATI-SAR) ADC,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1826 (DOI: 10.1109\/jssc.2016.2563780).","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D. Verna, <i>et al<\/i>.: \u201cDesign of asynchronous SAR ADC for low power mixed signal applications,\u201d International SoC Design Conference (2017) (DOI: 10.1109\/isocc.2017.8368863).","DOI":"10.1109\/ISOCC.2017.8368863"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] W. Kim, <i>et al<\/i>.: \u201cA 0.6V 12b 10MS\/s low-noise asynchronous SAR-assisted time-interleaved SAR (SATI-SAR) ADC,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1826 (DOI: 10.1109\/jssc.2016.2563780).","DOI":"10.1109\/JSSC.2016.2563780"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] P.-C. Tung: \u201cA 10-bit asynchronous SAR ADC with scalable conversion time in 0.18\u00b5m CMOS,\u201d IEEE International Symposium on Circuits and Systems (2016) (DOI: 10.1109\/iscas.2016.7527531).","DOI":"10.1109\/ISCAS.2016.7527531"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. Verna, <i>et al<\/i>.: \u201cDesign of asynchronous SAR ADC for low power mixed signal applications,\u201d International SoC Design Conference (2017) (DOI: 10.1109\/isocc.2017.8368863).","DOI":"10.1109\/ISOCC.2017.8368863"},{"key":"13","unstructured":"[13] F. Kuttner: \u201cA 1.2V 10b 20MSample\/s non-binary successive approximation ADC in 0.13\u00b5m CMOS,\u201d International Solid-State Circuits Conference (2002) (DOI: 10.1109\/isscc.2002.992993)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Hesener, <i>et al<\/i>.: \u201cA 14b 40MS\/s redundant SAR ADC with 480MHz clock in 0.13\u00b5m CMOS,\u201d International Solid-State Circuits Conference (2007) (DOI: 10.1109\/isscc.2007.373387).","DOI":"10.1109\/ISSCC.2007.373387"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Hotta, <i>et al<\/i>.: \u201cSAR ADC architecture with digital error correction,\u201d IEEJ Trans. Electr. Electron. Eng. <b>5<\/b> (2010) 651 (DOI: 10.1002\/tee.20588).","DOI":"10.1002\/tee.20588"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Kobayashi and H. Kobayashi: \u201cRedundant SAR ADC algorithm based on fibonacci sequence,\u201d Key Engineering Materials <b>698<\/b> (2016) 118 (DOI: 10.4028\/www.scientific.net\/kem.698.118).","DOI":"10.4028\/www.scientific.net\/KEM.698.118"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Kobayashi, <i>et al<\/i>.: \u201cSAR ADC design using golden ratio weight algorithm,\u201d 15th International Symposium on Communications and Information Technologies (2015) (DOI: 10.1109\/iscit.2015.7458367).","DOI":"10.1109\/ISCIT.2015.7458367"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] T. Ogawa, <i>et al<\/i>: \u201cSAR ADC algorithm with redundancy and digital error correction,\u201d IEICE Trans. Fundamentals <b>E93-A<\/b> (2010) 415 (DOI: 10.1587\/transfun.e93.a.415).","DOI":"10.1587\/transfun.E93.A.415"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D. Tank and J. Hopfield: \u201cSimple \u2018neural\u2019 optimization networks: an A\/D converter, signal decision circuit, and a linear programming circuit,\u201d IEEE Trans. Circuits Syst. <b>33<\/b> (1987) 533 (DOI: 10.1109\/tcs.1986.1085953).","DOI":"10.1109\/TCS.1986.1085953"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Tankimanova, <i>et al<\/i>.: \u201cLevel-shifted neural encoded analog-to-digital converter,\u201d IEEE International Conference on Electronics, Circuits and Systems (2017) (DOI: 10.1109\/icecs.2017.8292026).","DOI":"10.1109\/ICECS.2017.8292026"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] V. Chande and P.G. Poonacha: \u201cOn neural networks for analog to digital conversion,\u201d IEEE Trans. Neural Netw. <b>6<\/b> (1995) 1269 (DOI: 10.1109\/72.410371).","DOI":"10.1109\/72.410371"},{"key":"22","unstructured":"[22] G.D. Cataldo and G. Palumbo: \u201cA \u2018neural\u2019 A\/D converter utilizing Schmitt trigger,\u201d IEEE International Symposium on Circuits and Systems (1990) (DOI: 10.1109\/iscas.1990.112297)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B.W. Lee and B.J. Sheu: \u201cHardware annealing in electronic neural networks,\u201d IEEE Trans. Circuits Syst. <b>38<\/b> (1991) 134 (DOI: 10.1109\/31.101312).","DOI":"10.1109\/31.101312"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] G. Avitabile, <i>et al<\/i>.: \u201cOn a class of nonsymmetrical neural networks with application to ADC,\u201d IEEE Trans. Circuits Syst. <b>38<\/b> (1991) 202 (DOI: 10.1109\/31.68298).","DOI":"10.1109\/31.68298"},{"key":"25","unstructured":"[25] Z. Xu, <i>et al<\/i>.: \u201cRevival of asynchronous SAR ADC based on Hopfield network,\u201d 5th International Conference on Technology and Social Science (2021)."},{"key":"26","unstructured":"[26] S. Pavan, <i>et al<\/i>.: <i>Understanding Delta-Sigma Data Converter<\/i>, 2nd ed. (IEEE Press, 2017) (DOI: 10.1002\/9781119258308)."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. San, <i>et al<\/i>.: \u201cA second-order multi-bit complex bandpass \u0394\u03a3AD Modulator with I, Q dynamic matching and DWA algorithm,\u201d IEICE Trans. Electron. <b>E90-C<\/b> (2007) 1181 (DOI: 10.1093\/ietele\/e90-c.6.1181).","DOI":"10.1093\/ietele\/e90-c.6.1181"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S.-S. Wong, <i>et al<\/i>.: \u201cA 2.3mW 10-bit 170MS\/s two-step binary-search assisted time-interleaved SAR ADC,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1783 (DOI: 10.1109\/jssc.2013.2258832).","DOI":"10.1109\/JSSC.2013.2258832"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y.-Z. Lin, <i>et al<\/i>.: \u201cAn asynchronous binary-search ADC architecture with a reduced comparator count,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 1829 (DOI: 10.1109\/tcsi.2009.2037403).","DOI":"10.1109\/TCSI.2009.2037403"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] U.-F. Chio, <i>et al<\/i>.: \u201cA 5-bit 2GS\/s binary-search ADC with charge-steering comparators,\u201d IEEE Asian Solid-State Circuits Conference (2017) (DOI: 10.1109\/asscc.2017.8240256).","DOI":"10.1109\/ASSCC.2017.8240256"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] A. Mesgarani, <i>et al<\/i>.: \u201cA high-speed and low-power pipelined binary search analog to digital converter,\u201d IEEE International Midwest Symposium on Circuits and Systems (2011) (DOI: 10.1109\/mwscas.2011.6026343).","DOI":"10.1109\/MWSCAS.2011.6026343"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/18\/19_19.20220276\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T04:45:54Z","timestamp":1664599554000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/18\/19_19.20220276\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,25]]},"references-count":31,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220276","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9,25]]},"article-number":"19.20220276"}}