{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T15:18:27Z","timestamp":1771687107630,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,10,10]]},"DOI":"10.1587\/elex.19.20220348","type":"journal-article","created":{"date-parts":[[2022,8,28]],"date-time":"2022-08-28T22:10:19Z","timestamp":1661724619000},"page":"20220348-20220348","source":"Crossref","is-referenced-by-count":3,"title":["A 0.7V 1.6mW fractional-N synthesizers for BLE RF transceiver in 40nm CMOS"],"prefix":"10.1587","volume":"19","author":[{"given":"Chenfeng","family":"Li","sequence":"first","affiliation":[{"name":"School of Electronic Science &amp; Engineering, Southeast University"},{"name":"National ASIC Center, Southeast University"}]},{"given":"Chao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronic Science &amp; Engineering, Southeast University"},{"name":"National ASIC Center, Southeast University"}]},{"given":"Xiaodong","family":"Su","sequence":"additional","affiliation":[{"name":"School of Electronic Science &amp; Engineering, Southeast University"},{"name":"National ASIC Center, Southeast University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Z. Xian, <i>et al<\/i>.: \u201cA low jitter phase-locked loop based on self-biased techniques,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150597 (DOI: 10.1587\/elex.12.20150597).","DOI":"10.1587\/elex.12.20150597"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Xi: \u201cA low reference spur phase-locked loop realized with dynamic current injection charge pump,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190095 (DOI: 10.1587\/elex.16.20190095).","DOI":"10.1587\/elex.16.20190095"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] X. Ji, <i>et al<\/i>.: \u201cA 2.4GHz fractional-N PLL with a low-power true single-phase clock prescaler,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170065 (DOI: 10.1587\/elex.14.20170065).","DOI":"10.1587\/elex.14.20170065"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] W. Zou, <i>et al<\/i>.: \u201cA wideband low-jitter PLL with an optimized Ring-VCO,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20190703 (DOI: 10.1587\/elex.17.20190703).","DOI":"10.1587\/elex.17.20190703"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Kim and B.-H. Bae: \u201cA 2-4GHz fast-locking frequency multiplying delay-locked loop,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161056 (DOI: 10.1587\/elex.13.20161056).","DOI":"10.1587\/elex.13.20161056"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J.G. Lee, <i>et al<\/i>.: \u201cA 3.5mW 5\u00b5sec settling time dual-band Fractional-N PLL synthesizer,\u201d IEICE Electron. Express <b>9<\/b> (2012) (DOI: doi.org\/10.1587\/elex.9.307).","DOI":"10.1587\/elex.9.307"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J.G. Lee and S. Masui: \u201cFractional-N PLL synthesizer with 15\u00b5sec start-up time by on-chip nonvolatile memory,\u201d IEICE Electron. Express <b>9<\/b> 263 (2012) (DOI: 10.1587\/elex.9.263).","DOI":"10.1587\/elex.9.263"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Q. Liu, <i>et al<\/i>.: \u201cAn ultra-fast and high-precision VCO frequency calibration technique for Fractional-N frequency synthesizers,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200066 (DOI: 10.1587\/elex.17.20200066).","DOI":"10.1587\/elex.17.20200066"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Pellerano, <i>et al<\/i>.: \u201cA 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 378 (DOI: 10.1109\/JSSC.2003.821784).","DOI":"10.1109\/JSSC.2003.821784"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Roche, <i>et al<\/i>.: \u201cA low-noise fast-settling phase locked loop with loop bandwidth enhancement,\u201d Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference (2008) (DOI: 10.1109\/NEWCAS.2008.4606347).","DOI":"10.1109\/NEWCAS.2008.4606347"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] X. Ji, <i>et al<\/i>.: \u201cHigh speed low power true single phase clock CMOS divide by 2\/3 prescaler,\u201d International Conference on Circuits, Devices and Systems (ICCDS) (2017) 80 (DOI: 10.1109\/ICCDS.2017.8120455).","DOI":"10.1109\/ICCDS.2017.8120455"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] W. Chen and B. Jung: \u201cHigh-speed low-power true single-phase clock dual-modulus prescalers,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 144 (DOI: 10.1109\/TCSII.2011.2106351).","DOI":"10.1109\/TCSII.2011.2106351"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Pellerano, <i>et al<\/i>.: \u201cA 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 378 (DOI: 10.1109\/JSSC.2003.821784).","DOI":"10.1109\/JSSC.2003.821784"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] X.P. Yu, <i>et al<\/i>, : \u201cDesign and optimization of the extended true single-phase clock-based prescaler,\u201d IEEE Trans. Microw. Theory Techn. <b>54<\/b> (2006) (DOI: 10.1109\/TMTT.2006.884629).","DOI":"10.1109\/TMTT.2006.884629"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M.V. Krishna, <i>et al<\/i>.: \u201cDesign and analysis of ultra low power true single phase clock CMOS 2\/3 prescaler,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 72 (DOI: 10.1109\/TCSI.2009.2016183).","DOI":"10.1109\/TCSI.2009.2016183"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Mandal, <i>et al<\/i>.: \u201cPrediction of reference spur in frequency synthesizers,\u201d IET Circuits Dev. Syst. <b>9<\/b> (2015) 131 (DOI: 10.1049\/iet-cds.2014.0019).","DOI":"10.1049\/iet-cds.2014.0019"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S.W. Hsiao, <i>et al<\/i>.: \u201cPhase-locked loop design with SPO detection and charge pump trimming for reference spur suppression,\u201d IEEE 32nd VLSI Test Symposium (VTS) (2014) (DOI: 10.1109\/VTS.2014.6818785).","DOI":"10.1109\/VTS.2014.6818785"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Biswas and T.K. Bhattacharyya: \u201cCharge pump with reduced current mismatch for reference spur minimization in PLLs,\u201d Analog Integr. Circuits Signal Process. <b>95<\/b> (2018) 209 (DOI: 10.1007\/s10470-018-1163-z).","DOI":"10.1007\/s10470-018-1163-z"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M.M. Elsayed, <i>et al<\/i>.: \u201cA spur-frequency-boosting PLL with a -74dBc reference-spur suppression in 90nm digital CMOS,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2104 (DOI: 10.1109\/JSSC.2013.2266865).","DOI":"10.1109\/JSSC.2013.2266865"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Park, <i>et al<\/i>.: \u201cA 14.2mW 2.55-to-3GHz cascaded PLL with reference injection and 800MHz delta-sigma modulator in 0.13-\u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2989 (DOI: 10.1109\/JSSC.2012.2217856).","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"21","unstructured":"[21] Z. Bo, <i>et al<\/i>.: \u201cTheoretical and practical limits of dynamic voltage scaling,\u201d Proc. 41st Design Automation Conference (2004) 1 (DOI: 10.1145\/996566.996798)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] D. Zhu, <i>et al<\/i>.: \u201cA 0.6V high-swing gate-switching charge pump for PLL with current self-matching technique in 28nm CMOS,\u201d IEICE Electron. Express <b>18<\/b> 20200441 (2021) (DOI: 10.1587\/elex.18.20200441).","DOI":"10.1587\/elex.18.20200441"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Y. Chen, <i>et al<\/i>.: \u201cA high swing charge pump with current mismatch reduction for PLL applications,\u201d IEICE Electron. Express <b>18<\/b> (2020) 20200434 (DOI: 10.1587\/elex.18.20200434).","DOI":"10.1587\/elex.18.20200434"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] C. Huang, <i>et al<\/i>.: \u201cA 1.2mV ripple, 4.5V charge pump using controllable pumping current technology,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20170699 (DOI: 10.1587\/elex.14.20170699).","DOI":"10.1587\/elex.14.20170699"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Feng, <i>et al<\/i>.: \u201cA fast-locking fractional-N frequency synthesizer using a new variable bandwidth method,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20130373 (DOI: 10.1587\/elex.10.20130373).","DOI":"10.1587\/elex.10.20130373"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Amourah and M. Whately: \u201cA novel switched-capacitor-filter based low-area and fast-locking PLL,\u201d IEEE Custom Integrated Circuits Conference (CICC) (2015) 1 (DOI: 10.1109\/CICC.2015.7338477).","DOI":"10.1109\/CICC.2015.7338477"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Elkholy, <i>et al<\/i>.: \u201cA 4mW wide bandwidth ring-based fractional-n DPLL with 1.9ps<sub>rms<\/sub> integrated-jitter,\u201d IEEE Custom Integrated Circuits Conference (CICC) (2015) 1 (DOI: 10.1109\/CICC.2015.7338376).","DOI":"10.1109\/CICC.2015.7338376"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Chen, <i>et al<\/i>.: \u201cA 0.13um low phase noise and fast locking PLL,\u201d IEEE 4th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC) (2019) 1468 (DOI: 10.1109\/IAEAC47372.2019.8997944).","DOI":"10.1109\/IAEAC47372.2019.8997944"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A.C. Kailuke, <i>et al<\/i>.: \u201cDesign of phase frequency detector and charge pump for low voltage high frequency PLL,\u201d International Conference on Electronic Systems, Signal Processing and Computing Technologies (2014) 74 (DOI: 10.1109\/ICESC.2014.21).","DOI":"10.1109\/ICESC.2014.21"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Huang, <i>et al<\/i>.: \u201cAn ultra-low-power 2.4GHz RF receiver in CMOS 55nm process,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180016 (DOI: 10.1587\/elex.15.20180016).","DOI":"10.1587\/elex.15.20180016"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/19\/19_19.20220348\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:27:50Z","timestamp":1715315270000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/19\/19_19.20220348\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,10]]},"references-count":30,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220348","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10,10]]},"article-number":"19.20220348"}}