{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:27:07Z","timestamp":1780050427753,"version":"3.53.1"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,10,25]]},"DOI":"10.1587\/elex.19.20220399","type":"journal-article","created":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T22:10:25Z","timestamp":1663625425000},"page":"20220399-20220399","source":"Crossref","is-referenced-by-count":3,"title":["An in-memory computing multiply-and-accumulate circuit based on ternary STT-MRAMs for convolutional neural networks"],"prefix":"10.1587","volume":"19","author":[{"given":"Guihua","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xing","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huafeng","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yating","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ningyuan","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weichong","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianjun","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ximing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University"},{"name":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-Sen University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Dai, <i>et al<\/i>.: \u201cR-FCN: object detection via region-based fully convolutional networks,\u201d NIPS\u201916: Proceedings of the 30th International Conference on Neural Information Processing Systems (2016) 379 (DOI: 10.5555\/3157096.3157139)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] R. Girshick: \u201cFast R-CNN,\u201d 2015 IEEE International Conference on Computer Vision (ICCV) (2015) 1440 (DOI: 10.1109\/ICCV.2015.169).","DOI":"10.1109\/ICCV.2015.169"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. Girshick, <i>et al.<\/i>: \u201cRich feature hierarchies for accurate object detection and semantic segmentation,\u201d 2014 IEEE Conference on Computer Vision and Pattern Recognition (2014) 580 (DOI: 10.1109\/CVPR.2014.81).","DOI":"10.1109\/CVPR.2014.81"},{"key":"4","unstructured":"[4] A. Krizhevsky, <i>et al.<\/i>: \u201cImageNet classification with deep convolutional neural networks,\u201d Advances in Neural Information Processing Systems <b>25<\/b> (2012) (DOI: 10.1145\/3065386)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Yann, <i>et al.<\/i>: \u201cDeep learning,\u201d Nature <b>521<\/b> (2015) 436 (DOI: 10.1038\/nature14539).","DOI":"10.1038\/nature14539"},{"key":"6","unstructured":"[6] L. Li, <i>et al.<\/i>: \u201cDiscretely coding semantic rank orders for supervised image hashing,\u201d 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) (2017) 5140 (DOI: 10.1109\/CVPR.2017.546)."},{"key":"7","unstructured":"[7] P. Pinheiro, <i>et al.<\/i>: \u201cLearning to segment object candidates,\u201d Proceedings of Advances in Neural Information Processing Systems (2015) 1990 (DOI: 10.48550\/arXiv.1506.06204)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Szegedy, <i>et al<\/i>.: \u201cGoing deeper with convolutions,\u201d 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) (2015) 1 (DOI: 10.1109\/CVPR.2015.7298594).","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Rastergari, <i>et al<\/i>.: \u201cXNOR-Net: ImageNet classification using binary convolutional neural networks,\u201d Computer Vision--ECCV (2016) 525 (DOI: 10.1007\/978-3-319-46493-0_32).","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Qing, <i>et al.<\/i>: \u201cBinary neural networks: a survey,\u201d Pattern Recognition <b>1051<\/b> (2020) 107281 (DOI: 10.1016\/j.patcog.2020.107281).","DOI":"10.1016\/j.patcog.2020.107281"},{"key":"11","unstructured":"[11] F. Li, <i>et al.<\/i>: \u201cTernary weight networks,\u201d Computer Vision and Pattern Recognition (2016) arXiv: 1605.04711 (DOI: 10.48550\/arXiv.1605.04711)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Alemdar, <i>et al.<\/i>: \u201cTernary neural networks for resource-efficient AI applications,\u201d 2017 International Joint Conference on Neural Networks (IJCNN) (2017) 2547 (DOI: 10.1109\/IJCNN.2017.7966166).","DOI":"10.1109\/IJCNN.2017.7966166"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Yonekawa, <i>et al<\/i>.: \u201cA ternary weight binary input convolutional neural network: realization on the embedded processor,\u201d 2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL) (2008) (DOI: 10.1109\/ISMVL.2018.00038).","DOI":"10.1109\/ISMVL.2018.00038"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. Wan, <i>et al<\/i>.: \u201cTBN: convolutional neural network with ternary inputs and binary weights,\u201d Computer Vision--ECCV 2018 (2018) (DOI: 10.1007\/978-3-030-01216-8_20)","DOI":"10.1007\/978-3-030-01216-8_20"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Hwang and W. Sung: \u201cFixed-point feedforward deep neural network design using weights +1, 0, and -1,\u201d 2014 IEEE Workshop on Signal Processing Systems (SiPS) (2014) 1 (DOI: 10.1109\/SiPS.2014.6986082).","DOI":"10.1109\/SiPS.2014.6986082"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Andri, <i>et al.<\/i>: \u201cYodaNN: an architecture for ultralow power binary-weight CNN acceleration,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>37<\/b> (2018) 48 (DOI: 10.1109\/TCAD.2017.2682138).","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Z. Jiang, <i>et al<\/i>.: \u201cXNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks,\u201d 2018 IEEE Symposium on VLSI Technology (2018) (DOI: 10.1109\/VLSIT.2018.8510687).","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"18","unstructured":"[18] J. Song, <i>et al.<\/i>: \u201c15.2A 28nm 64Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips,\u201d IEEE International Solid- State Circuits Conference (ISSCC) (2020) 240 (DOI: 10.1109\/ISSCC19947.2020.9062949)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Liu, <i>et al.<\/i>: \u201cBinary memristive synapse based vector neural network architecture and its application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 772 (DOI: 10.1109\/TCSII.2020.3015337).","DOI":"10.1109\/TCSII.2020.3015337"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Z. Li, <i>et al.<\/i>: \u201cDesign of ternary neural network with 3-D vertical RRAM array,\u201d IEEE Trans. Electron Devices <b>64<\/b> (2017) 2721 (DOI: 10.1109\/TED.2017.2697361).","DOI":"10.1109\/TED.2017.2697361"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Tang, <i>et al.<\/i>: \u201cBinary convolutional neural network on RRAM,\u201d 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2017) 782 (DOI: 10.1109\/ASPDAC.2017.7858419).","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] X. Sun, <i>et al.<\/i>: \u201cFully parallel RRAM synaptic array for implementing binary neural network with (+1,-1) weights and (+1,0) neurons,\u201d 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) (2018) 574 (DOI: 10.1109\/ASPDAC.2018.8297384).","DOI":"10.1109\/ASPDAC.2018.8297384"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] X. Fong, <i>et al.<\/i>: \u201cSpin-transfer torque devices for logic and memory: prospects and perspectives,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>35<\/b> (2016) 1 (DOI: 10.1109\/TCAD.2015.2481793).","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Natsui, <i>et al.<\/i>: \u201cDesign of MTJ-based nonvolatile logic gates for quantized neural networks,\u201d Microelectronics Journal <b>82<\/b> (2018) 13 (DOI: 10.1016\/j.mejo.2018.10.005).","DOI":"10.1016\/j.mejo.2018.10.005"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] P. Yu, <i>et al.<\/i>: \u201cA multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network,\u201d IEEE Trans. Magn. <b>54<\/b> (2018) 1 (DOI: 10.1109\/TMAG.2018.2848625).","DOI":"10.1109\/TMAG.2018.2848625"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Jain, <i>et al.<\/i>: \u201cComputing in memory with spin-transfer torque magnetic RAM,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 470 (DOI: 10.1109\/TVLSI.2017.2776954).","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Angizi, <i>et al.<\/i>: \u201cIMCE: energy-efficient bit-wise in-memory convolution engine for deep neural network,\u201d 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) (2018) 111 (DOI: 10.1109\/ASPDAC.2018.8297291).","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Jung, <i>et al.<\/i>: \u201cA crossbar array of magnetoresistive memory devices for in-memory computing,\u201d Nature <b>601<\/b> (2022) 211 (DOI: 10.1038\/s41586-021-04196-6).","DOI":"10.1038\/s41586-021-04196-6"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] L. Zhang, <i>et al.<\/i>: \u201cDesign and analysis of the reference cells for STT-MRAM,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130352 (DOI: 10.1587\/elex.10.20130352).","DOI":"10.1587\/elex.10.20130352"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Zhang, <i>et al.<\/i>: \u201cCompact modeling of perpendicular-anisotropy CoFeB\/MgO magnetic tunnel junctions,\u201d IEEE Trans. Electron Devices <b>59<\/b> (2012) 819 (DOI: 10.1109\/TED.2011.2178416).","DOI":"10.1109\/TED.2011.2178416"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Y. Zhang, <i>et al.<\/i>: \u201cSTT-RAM cell optimization considering MTJ and CMOS variations,\u201d IEEE Trans. Magn. <b>47<\/b> (2011) 2962 (DOI: 10.1109\/TMAG.2011.2158810).","DOI":"10.1109\/TMAG.2011.2158810"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] U. Zahid, <i>et al.<\/i>: \u201cFAT: training neural networks for reliable inference under hardware faults,\u201d 2020 IEEE International Test Conference (ITC) (2020) 1 (DOI: 10.1109\/ITC44778.2020.9325249).","DOI":"10.1109\/ITC44778.2020.9325249"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/20\/19_19.20220399\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:27:58Z","timestamp":1715315278000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/20\/19_19.20220399\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,25]]},"references-count":32,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220399","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10,25]]},"article-number":"19.20220399"}}