{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T03:58:30Z","timestamp":1768708710338,"version":"3.49.0"},"reference-count":36,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,2,10]]},"DOI":"10.1587\/elex.19.20220527","type":"journal-article","created":{"date-parts":[[2022,12,25]],"date-time":"2022-12-25T22:10:13Z","timestamp":1672006213000},"page":"20220527-20220527","source":"Crossref","is-referenced-by-count":10,"title":["A 25Gb\/s RX front-end with multi-stage linear equalizer and 3-tap speculative DFE in 65nm CMOS technology"],"prefix":"10.1587","volume":"20","author":[{"given":"Kezhen","family":"Zhu","sequence":"first","affiliation":[{"name":"College of science, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shunyu","family":"Li","sequence":"additional","affiliation":[{"name":"College of science, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyong","family":"Chu","sequence":"additional","affiliation":[{"name":"College of science, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] X.R. Chen and G.Y. Chu: \u201c10Gb\/s bidirectional transmission with an optimized SOA and a SOA-EAM based ONU,\u201d Applied Sciences-Basel <b>10<\/b> (2020) 8960 (DOI: 10.3390\/app10248960).","DOI":"10.3390\/app10248960"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X.T. Zhao, <i>et al<\/i>.: \u201cA 0.14-to-0.29-pJ\/bit 14-GBaud\/s trimodal (NRZ\/PAM-4\/PAM-8) half-rate bang-bang clock and data recovery (BBCDR) circuit in 28-nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 89 (DOI: 10.1109\/TCSI.2020.3038865).","DOI":"10.1109\/TCSI.2020.3038865"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Kim, <i>et al<\/i>.: \u201cA 112Gb\/s PAM-4 56Gb\/s NRZ reconfigurable transmitter with three-tap FFE in 10-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 29 (DOI: 10.1109\/JSSC.2018.2874040).","DOI":"10.1109\/JSSC.2018.2874040"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Krupnik, <i>et al<\/i>.: \u201c112-Gb\/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1077 (DOI: 10.1109\/JSSC.2019.2959511).","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y.H. Zhang and X. Yang: \u201cA 36Gb\/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13\u00b5m BiCMOS technology,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200009 (DOI: 10.1587\/elex.17.20200009).","DOI":"10.1587\/elex.17.20200009"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y.H. Kim, <i>et al<\/i>.: \u201cA 21-Gbit\/s 1.63-pJ\/bit adaptive CTLE and one-tap DFE with single loop spectrum balancing method,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 789 (DOI: 10.1109\/TVLSI.2015.2418579).","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Aghighi, <i>et al<\/i>.: \u201cA low-power 10 to 15Gb\/s common-gate CTLE based on optimized active inductors,\u201d IEEE-IFIP International Conference on VLSI and System-on-Chip (2020) 171 (DOI: 10.1109\/VLSI-SOC46417.2020.9344076).","DOI":"10.1109\/VLSI-SOC46417.2020.9344076"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K.C. Lai, <i>et al<\/i>.: \u201cA family of MMSE-based decision feedback equalizers and their properties for FBMC\/OQAM systems,\u201d IEEE Trans. Veh. Technol. <b>68<\/b> (2019) 2346 (DOI: 10.1109\/TVT.2019.2891744).","DOI":"10.1109\/TVT.2019.2891744"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D. Kim, <i>et al<\/i>.: \u201cA 12-Gb\/s 10-ns turn-on time rapid ON\/OFF baud-rate DFE receiver in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 2196 (DOI: 10.1109\/JSSC.2020.2978138).","DOI":"10.1109\/JSSC.2020.2978138"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Babazadeh, <i>et al<\/i>.: \u201cAn improved adaptive DFE structure based on ISI detection,\u201d Analog Integr. Circ. Sig. Process. <b>100<\/b> (2019) 453 (DOI: 10.1007\/s10470-019-01437-7).","DOI":"10.1007\/s10470-019-01437-7"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] D. Lee, <i>et al<\/i>.: \u201cA 0.9-V 12-Gb\/s two-FIR tap direct DFE with feedback-signal common-mode control,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 724 (DOI: 10.1109\/TVLSI.2018.2882606).","DOI":"10.1109\/TVLSI.2018.2882606"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Mahmoudi, <i>et al.<\/i>: \u201cA 6-bit 1.5-GS\/s SAR ADC with smart speculative two-tap embedded DFE in 130-nm CMOS for wireline receiver applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 871 (DOI: 10.1109\/TVLSI.2021.3056316).","DOI":"10.1109\/TVLSI.2021.3056316"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Lee, <i>et al.<\/i>: \u201cA 0.1-pJ\/b\/dB 1.62-to-10.8-Gb\/s video interface receiver with jointly adaptive CTLE and DFE using biased data-level reference,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 2186 (DOI: 10.1109\/JSSC.2020.2987690).","DOI":"10.1109\/JSSC.2020.2987690"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] I. Petricli, <i>et al<\/i>.: \u201cA 112Gb\/s PAM-4 RX front-end with unclocked decision feedback equalizer,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, <b>68<\/b> (2021) 256 (DOI: 10.1109\/TCSII.2020.3011972).","DOI":"10.1109\/TCSII.2020.3011972"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Atharav and B. Razavi: \u201cA 56Gb\/s 50mW NRZ receiver in 28nm CMOS,\u201d IEEE International Solid State Circuits Conference (2021) 192 (DOI: 10.1109\/ISSCC42613.2021.9365997).","DOI":"10.1109\/ISSCC42613.2021.9365997"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Kiran, <i>et al.<\/i>: \u201cA 32Gb\/s ADC-based PAM-4 receiver with 2-bit\/stage SAR ADC and partially-unrolled DFE,\u201d IEEE Custom Integrated Circuits Conference (2019) (DOI: 10.1109\/CICC.2018.8357008).","DOI":"10.1109\/CICC.2019.8780283"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Pike, <i>et al<\/i>.: \u201cNew charge-steering DFEs in 55-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 231 (DOI: 10.1109\/TCSII.2020.3008059).","DOI":"10.1109\/TCSII.2020.3008059"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. Han, <i>et al<\/i>.: \u201cA 56-Gbps PAM4 amplitude-rectification-based receiver with threshold adaptation and 1-tap DFE,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210302 (DOI: 10.1587\/elex.18.20210302).","DOI":"10.1587\/elex.18.20210302"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Z.H. Li, <i>et al<\/i>.: \u201cA 56-Gb\/s PAM4 receiver analog front-end with fixed peaking frequency and bandwidth in 40-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 3058 (DOI: 10.1109\/TCSII.2021.3074384).","DOI":"10.1109\/TCSII.2021.3074384"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y.G. Go, <i>et al<\/i>.: \u201cA 28-nm CMOS 11.2-Gbps receiver based on adaptive CTLE and adaptive 3-tap DFE with hysteresis low-pass filter,\u201d Journal of Semiconductor Technology and Science <b>21<\/b> (2021) 229 (DOI: 10.5573\/JSTS.2021.21.3.229).","DOI":"10.5573\/JSTS.2021.21.3.229"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G. Chen, <i>et al<\/i>.: \u201cA high efficient CTLE for 12.5Gbps receiver of JESD204B standard,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180617 (DOI: 10.1587\/elex.15.20180617).","DOI":"10.1587\/elex.15.20180617"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Xie, <i>et al<\/i>.: \u201cA 25Gbps differential low noise TIA with 10.9pA\/\u221aHz in 45RFSOI,\u201d 2021 IEEE International Workshop on Electromagnetics: Applications and Student Innovation Competition (iWEM) (2021) 1 (DOI: 10.1109\/iWEM53379.2021.9790575).","DOI":"10.1109\/iWEM53379.2021.9790575"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D.J. Wang, <i>et al<\/i>.: \u201cA 56-Gbps PAM-4 wireline receiver with 4-tap direct DFE employing dynamic CML comparators in 65nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 1027 (DOI: 10.1109\/TCSI.2021.3125355).","DOI":"10.1109\/TCSI.2021.3125355"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y.H. Zhang and Q.S. Hu: \u201cA 33Gb\/s combined adaptive CTLE and half-rate look-ahead DFE in 0.13\u00b5m BiCMOS technology for serial link,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20170764 (DOI: 10.1587\/elex.15.20170764).","DOI":"10.1587\/elex.15.20170764"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K.C. Chen, <i>et al<\/i>.: \u201cA 60-Gb\/s PAM4 wireline receiver with 2-tap direct decision feedback equalization employing track-and-regenerate slicers in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 750 (DOI: 10.1109\/JSSC.2020.3025285).","DOI":"10.1109\/JSSC.2020.3025285"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A.R. Chowdhury, <i>et al<\/i>.: \u201cA regulated-cascode based current-integrating TIA RX with 1-tap speculative adaptive DFE,\u201d 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS) (2019) 790 (DOI: 10.1109\/MWSCAS.2019.8885175).","DOI":"10.1109\/MWSCAS.2019.8885175"},{"key":"27","unstructured":"[27] X. Wu and Q.S. Hu: \u201cDesign of a 6.25Gb\/s adaptive decision feedback equalizer in 0.18\u00b5m CMOS technology,\u201d 2014 IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA) (2014) 1209 (DOI: 10.1109\/WARTIA.2014.6976497)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] B. Zhang, <i>et al<\/i>.: \u201cA 28Gb\/s multistandard serial link transceiver for backplane applications in 28nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 3089 (DOI: 10.1109\/JSSC.2015.2475180).","DOI":"10.1109\/JSSC.2015.2475180"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Li, <i>et al<\/i>.: \u201cA 100-Gb\/s PAM-4 optical receiver with 2-tap FFE and 2-tap direct-feedback DFE in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 44 (DOI: 10.1109\/JSSC.2021.3110088).","DOI":"10.1109\/JSSC.2021.3110088"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M.C. Choi, <i>et al<\/i>.: \u201cA 2.5-32Gb\/s gen 5-PCIe receiver with multi-rate CDR engine and hybrid DFE,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 2677 (DOI: 10.1109\/TCSII.2022.3153396).","DOI":"10.1109\/TCSII.2022.3153396"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Park, <i>et al<\/i>.: \u201cStatistical eye-diagram estimation method for high-speed channel with N-tap decision feedback equalizer (DFE),\u201d 2018 IEEE International Symposium on Electromagnetic Compatibility and 2018 IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (EMC\/APEMC) (2018) 1027 (DOI: 10.1109\/ISEMC.2018.8393941).","DOI":"10.1109\/ISEMC.2018.8393941"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] N.A. Jacob, <i>et al<\/i>.: \u201cFull-rate switched capacitor multi-tap DFE for long-tail post-cursor cancellation,\u201d 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS) (2016) 1 (DOI: 10.1109\/MWSCAS.2016.7870039).","DOI":"10.1109\/MWSCAS.2016.7870039"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] S. Shahramian, <i>et al<\/i>.: \u201cDecision feedback equalizer architectures with multiple continuous-time infinite impulse response filters,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>59<\/b> (2012) 326 (DOI: 10.1109\/TCSII.2012.2195055).","DOI":"10.1109\/TCSII.2012.2195055"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] D. Thulasiraman and J.S. Gaggatur: \u201cA tunable, power efficient active inductor-based 20Gb\/s CTLE in SerDes for 5G applications,\u201d Microelectronics Journal <b>95<\/b> (2020) 104657 (DOI: 10.1016\/j.mejo.2019.104657).","DOI":"10.1016\/j.mejo.2019.104657"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] Y. Choi, <i>et al<\/i>.: \u201cA 0.99-pJ\/b 15-Gb\/s counter-based adaptive equalizer using single comparator in 28-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 3189 (DOI: 10.1109\/TCSII.2021.3073697).","DOI":"10.1109\/TCSII.2021.3073697"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] T. Toifl, <i>et al<\/i>.: \u201cA 3.1mW\/Gbps 30Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32nm CMOS,\u201d 2012 Symposium on VLSI Circuits (VLSIC) (2012) 102 (DOI: 10.1109\/VLSIC.2012.6243810).","DOI":"10.1109\/VLSIC.2012.6243810"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/3\/20_19.20220527\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T03:21:08Z","timestamp":1676085668000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/3\/20_19.20220527\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,10]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220527","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,10]]},"article-number":"19.20220527"}}