{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T09:00:52Z","timestamp":1767085252266},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,2,10]]},"DOI":"10.1587\/elex.20.20220515","type":"journal-article","created":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T22:09:36Z","timestamp":1672870176000},"page":"20220515-20220515","source":"Crossref","is-referenced-by-count":2,"title":["A 1.9-ps 8\u00d7 phase interpolation TDC for time-based analog-to-digital converter with capacitance compensation self-calibration"],"prefix":"10.1587","volume":"20","author":[{"given":"Zhijie","family":"Chen","sequence":"first","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongkuo","family":"Ma","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xitong","family":"Liang","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Du","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peiyuan","family":"Wan","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Wu, <i>et al<\/i>.: \u201cA 3.5-6.8-GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH <i>\u0394\u03a3<\/i> -TDC for low in-band phase noise,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1885 (DOI: 10.1109\/JSSC.2017.2682841).","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Huang, <i>et al<\/i>.: \u201cA <i>\u0394\u03a3<\/i> DPLL with 1b TDC, 4b DTC and 8-tap FIR filter for low-voltage clock generation\/modulation systems,\u201d VLSI-DAT (2018) 1 (DOI: 10.1109\/VLSI-DAT.2018.8373226).","DOI":"10.1109\/VLSI-DAT.2018.8373226"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Ho and M.S. Chen: \u201cA fractional-N DPLL with adaptive spur cancellation and calibration-free injection-locked TDC in 65nm CMOS,\u201d IEEE RFIC (2014) 97 (DOI: 10.1109\/RFIC.2014.6851668).","DOI":"10.1109\/RFIC.2014.6851668"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Ohhata, <i>et al<\/i>.: \u201cA 900-MHz, 3.5-mW, 8-bit pipelined subranging ADC combining flash ADC and TDC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1777 (DOI: 10.1109\/TVLSI.2018.2827943).","DOI":"10.1109\/TVLSI.2018.2827943"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Lyu and F. Tavernier: \u201cA 4-GS\/s 39.9-dB SNDR 11.7-mW hybrid voltage-time two-step ADC with feed-forward ring oscillator-based TDCs,\u201d IEEE Solid-State Circuits Lett. <b>2<\/b> (2019) 163 (DOI: 10.1109\/LSSC.2019.2927834).","DOI":"10.1109\/LSSC.2019.2927834"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] K. Ohhata: \u201cA 2.3-mW, 1-GHz, 8-bit fully time-based two-step ADC using a high-linearity dynamic VTC,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 2038 (DOI: 10.1109\/JSSC.2019.2907401).","DOI":"10.1109\/JSSC.2019.2907401"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Zhu, <i>et al<\/i>.: \u201cA 2-GS\/s 8-bit non-interleaved time-domain flash ADC based on remainder number system in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1172 (DOI: 10.1109\/JSSC.2017.2774280).","DOI":"10.1109\/JSSC.2017.2774280"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D.I. Porat: \u201cReview of sub-nanosecond time-interval measurements,\u201d IEEE Trans. Nucl. Sci. <b>20<\/b> (1973) 36 (DOI: 10.1109\/TNS.1973.4327349).","DOI":"10.1109\/TNS.1973.4327349"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Lee, <i>et al<\/i>.: \u201cA low noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution,\u201d IEEE S-VLSI (2008) 112 (DOI: 10.1109\/VLSIC.2008.4585972).","DOI":"10.1109\/VLSIC.2008.4585972"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C. Li, <i>et al<\/i>.: \u201cAn asynchronous delay line TDC for ADPLL in 0.13um CMOS,\u201d IEEE ASICON (2015) 1 (DOI: 10.1109\/ASICON.2015.7517134).","DOI":"10.1109\/ASICON.2015.7517134"},{"key":"11","unstructured":"[11] S.Y. Wu, <i>et al<\/i>.: \u201cA 10-bit 100MS\/s time domain Flash-SAR ADC,\u201d IEEE EDSSC (2014) 1 (DOI: 10.1109\/EDSSC.2014.7061088)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Du, <i>et al<\/i>.: \u201cA 10-bit 100MS\/s subrange SAR ADC with time-domain quantization,\u201d IEEE ISCAS (2014) 301 (DOI: 10.1109\/ISCAS.2014.6865125).","DOI":"10.1109\/ISCAS.2014.6865125"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T.E. Rahkonen and J.T. Kostamovaara: \u201cThe use of stabilized CMOS delay lines for the digitization of short time intervals,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 887 (DOI: 10.1109\/4.231325).","DOI":"10.1109\/4.231325"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Wu, <i>et al<\/i>.: \u201cA 77-GHz mixed-mode FMCW generator based on a vernier TDC with dual rising-edge fractional-phase detector,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 60 (DOI: 10.1109\/TCSI.2019.2946277).","DOI":"10.1109\/TCSI.2019.2946277"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y.-J. Chen, <i>et al<\/i>.: \u201cA 2.02-5.16fJ\/conversion step 10bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90nm CMOS,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 357 (DOI: 10.1109\/JSSC.2015.2492781).","DOI":"10.1109\/JSSC.2015.2492781"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Dudek, <i>et al<\/i>.: \u201cA high-resolution CMOS time-to-digital converter utilizing a Vernier delay line,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 240 (DOI: 10.1109\/4.823449).","DOI":"10.1109\/4.823449"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Liscidini, <i>et al<\/i>.: \u201cTime to digital converter based on a 2-dimensions Vernier architecture,\u201d IEEE CICC (2009) 45 (DOI: 10.1109\/CICC.2009.5280922).","DOI":"10.1109\/CICC.2009.5280922"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P. Lu, <i>et al<\/i>.: \u201cA 90nm CMOS gated-ring-oscillator-based 2-dimension Vernier time-to-digital converter,\u201d NORCHIP (2012) 1 (DOI: 10.1109\/NORCHP.2012.6403120).","DOI":"10.1109\/ESSCIRC.2011.6045006"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D. Liao, <i>et al<\/i>.: \u201cAn 802.11a\/b\/g\/n digital fractional- <i>N<\/i> PLL with automatic TDC linearity calibration for spur cancellation,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1210 (DOI: 10.1109\/JSSC.2016.2638882).","DOI":"10.1109\/JSSC.2016.2638882"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Yu and F.F. Dai: \u201cA 3-dimensional Vernier ring time-to-digital converter in 0.13\u00b5m CMOS,\u201d IEEE CICC (2010) 1 (DOI: 10.1109\/CICC.2010.5617431).","DOI":"10.1109\/CICC.2010.5617431"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Yu, <i>et al<\/i>.: \u201cA 12-bit Vernier ring time-to-digital converter in 0.13\u00b5m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 830 (DOI: 10.1109\/JSSC.2010.2040306).","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Yu and F.F. Dai: \u201cOn-chip Jitter measurement using Vernier ring time-to-digital converter,\u201d IEEE Asian Test Symposium (2010) 167 (DOI: 10.1109\/ATS.2010.38).","DOI":"10.1109\/ATS.2010.38"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Lee and A.A. Abidi: \u201cA 9 b, 1.25ps resolution coarse-fine time-to-digital converter in 90nm CMOS that amplifies a time residue,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 769 (DOI: 10.1109\/JSSC.2008.917405).","DOI":"10.1109\/JSSC.2008.917405"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] R. Enomoto, <i>et al<\/i>.: \u201cA 16-bit 2.0-ps resolution two-step TDC in 0.18-\u00b5m CMOS utilizing pulse-shrinking fine stage with built-in coarse gain calibration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 11 (DOI: 10.1109\/TVLSI.2018.2867505).","DOI":"10.1109\/TVLSI.2018.2867505"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Kim, <i>et al<\/i>.: \u201cA 7bit, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1009 (DOI: 10.1109\/JSSC.2013.2237996).","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Lee, <i>et al<\/i>.: \u201cA 0.83-pJ\/bit 6.4-Gb\/s HBM base die receiver using a 45\u00b0 strobe phase for energy-efficient skew compensation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1735 (DOI: 10.1109\/TCSII.2019.2947296).","DOI":"10.1109\/TCSII.2019.2947296"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Tharayil Narayanan, <i>et al<\/i>.: \u201cA fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of -250dB,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1630 (DOI: 10.1109\/JSSC.2016.2539344).","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] D.J. Lee, <i>et al<\/i>.: \u201cArchitectures and design techniques of digital time interpolators,\u201d IEEE ICICM (2018) 15 (DOI: 10.1109\/ICAM.2018.8596522).","DOI":"10.1109\/ICAM.2018.8596522"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M. Zhang, <i>et al<\/i>.: \u201c16.2 A 4\u00d7 interleaved 10GS\/s 8b time-domain ADC with 16\u00d7 interpolation-based inter-stage gain achieving &gt;37<i>.<\/i>5dB SNDR at 18GHz input,\u201d IEEE ISSCC (2020) 252 (DOI: 10.1109\/ISSCC19947.2020.9062986).","DOI":"10.1109\/ISSCC19947.2020.9062986"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Ma, <i>et al<\/i>.: \u201cA 4.39ps, 1.5GS\/s time-to-digital converter with 4\u00d7y phase interpolation technique and a 2-D quantization array,\u201d IEEE ASSCC (2021) 1 (DOI: 10.1109\/A-SSCC53895.2021.9634753).","DOI":"10.1109\/A-SSCC53895.2021.9634753"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] W. Redman-White: \u201cA high bandwidth constant <i>g<\/i><sub>m<\/sub> and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems,\u201d IEEE J. Solid-State Circuits <b>32<\/b> (1997) 701 (DOI: 10.1109\/4.568838).","DOI":"10.1109\/4.568838"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/3\/20_20.20220515\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T03:20:31Z","timestamp":1676085631000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/3\/20_20.20220515\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,10]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20220515","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,10]]},"article-number":"20.20220515"}}