{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T03:41:02Z","timestamp":1689392462544},"reference-count":36,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1587\/elex.20.20220518","type":"journal-article","created":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T22:11:49Z","timestamp":1672956709000},"page":"20220518-20220518","source":"Crossref","is-referenced-by-count":0,"title":["Efficient design methodology for adaptive system based on direct bitstream evolution"],"prefix":"10.1587","volume":"20","author":[{"given":"Rui","family":"Yao","sequence":"first","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Jiawei","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Shubin","family":"Qian","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Xufeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Xiangrui","family":"Tian","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H.D. Garis: \u201cEvolvable hardware: genetic programming of a Darwin machine,\u201d Int. Conf. Artif. Neural Nets &amp; Genetic Algorithms (1993) 441 (DOI: 10.1007\/978-3-7091-7533-0_64).","DOI":"10.1007\/978-3-7091-7533-0_64"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Yao and T. Higuchi: \u201cPromises and challenges of evolvable hardware,\u201d IEEE Trans. Syst., Man, Cybern. C <b>29<\/b> (1999) 87 (DOI: 10.1109\/5326.740672).","DOI":"10.1109\/5326.740672"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P.C. Haddow and A.M. Tyrrell: \u201cChallenges of evolvable hardware: past, present and the path to a promising future,\u201d Genet. Program. Evol. M. <b>12<\/b> (2011) 183 (DOI: 10.1007\/978-3-319-67997-6_1)","DOI":"10.1007\/s10710-011-9141-6"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Chandra, <i>et.al<\/i>.: \u201cEvolvable hardware state of the art,\u201d Int. Conf. Comput. Commun. Syst. (2021) 683 (DOI: 10.1007\/978-981-33-4084-8_66).","DOI":"10.1007\/978-981-33-4084-8_66"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Yao, <i>et al<\/i>.: \u201cStructure and online self-repair mechanisms for digital systems based on system-on-programmable-chip,\u201d J. Aerosp. Inf. Sys. <b>15<\/b> (2018) 604 (DOI: 10.2514\/1.I010594).","DOI":"10.2514\/1.I010594"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.B. Abdelali, <i>et al<\/i>.: \u201cHigh-level design flow and environment for FPGA-based dynamic partial reconfiguration,\u201d Int. J. Electron. <b>104<\/b> (2017) 1254 (DOI: 10.1080\/00207217.2017.1293172).","DOI":"10.1080\/00207217.2017.1293172"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] V. Kizheppatt and S.A. Fahmy: \u201cFPGA dynamic and partial reconfiguration,\u201d ACM Comput. Surv. <b>51<\/b> (2018) 1 (DOI: 10.1145\/3193827).","DOI":"10.1145\/3193827"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Salvador, <i>et al<\/i>.: \u201cImplementation techniques for evolvable Hw systems: virtual vs. dynamic reconfiguration,\u201d Int. Conf. Field Programmable Logic Appl. (2012) 547 (DOI: 10.1109\/FPL.2012.6339376).","DOI":"10.1109\/FPL.2012.6339376"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] O. Garnica, <i>et al<\/i>.: \u201cComparing three online evolvable hardware implementations of a classification system,\u201d Genet. Program. Evolvable Mach. <b>19<\/b> (2018) 211 (DOI: 10.1007\/s10710-017-9312-1).","DOI":"10.1007\/s10710-017-9312-1"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] L. Sekanina: \u201cEvolutionary functional recovery in virtual reconfigurable circuits,\u201d ACM J. Emerg. Technologies Comput. Syst. <b>3<\/b> (2007) 8 (DOI: 10.1145\/1265949.1265954).","DOI":"10.1145\/1265949.1265954"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L. Sekanina: \u201cVirtual reconfigurable circuits for real-world applications of evolvable hardware,\u201d Lect. Notes Comput. Sci. <b>2606<\/b> (2003) 186 (DOI: 10.1007\/3-540-36553-2_17).","DOI":"10.1007\/3-540-36553-2_17"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A.K. Srivastava, <i>et al<\/i>.: \u201cDesign and simulation of virtual reconfigurable circuit for a fault tolerant system,\u201d Int. Conf. Recent Adv. Innov. Eng. (2014) 1 (DOI: 10.1109\/ICRAIE.2014.6909277).","DOI":"10.1109\/ICRAIE.2014.6909277"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Gong and M. Yang: \u201cEvolutionary fault tolerance method based on virtual reconfigurable circuit with neural network architecture,\u201d IEEE Trans. Evol. Comput. <b>26<\/b> (2017) 949 (DOI: 10.1109\/TEVC.2017.2779874).","DOI":"10.1109\/TEVC.2017.2779874"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Z. Li, <i>et al<\/i>.: \u201cTowards trust hardware deployment of edge computing: mitigation of hardware trojans based on evolvable hardware,\u201d Appl. Sci. <b>12<\/b> (2022) 6601 (DOI: 10.3390\/app12136601).","DOI":"10.3390\/app12136601"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Salvador, <i>et al<\/i>.: \u201cSelf-reconfigurable evolvable hardware system for adaptive image processing,\u201d IEEE Trans. Comput. <b>62<\/b> (2013) 1481 (DOI: 10.1109\/TC.2013.78).","DOI":"10.1109\/TC.2013.78"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Mora and E. Torre: \u201cAccelerating the evolution of a systolic array-based evolvable hardware system,\u201d Microprocess. Microsyst. <b>56<\/b> (2018) 144 (DOI: 10.1016\/j.micpro.2017.12.001).","DOI":"10.1016\/j.micpro.2017.12.001"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] B. L\u00f3pez, <i>et al<\/i>., \u201cPower-aware multi-objective evolvable hardware system on an FPGA,\u201d NASA\/ESA Conf. Adapt. Hardw. Syst. (2014) 61 (DOI: 10.1109\/AHS.2014.6880159).","DOI":"10.1109\/AHS.2014.6880159"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C.S. Choi and H. Lee: \u201cA self-reconfigurable adaptive FIR filter system on partial reconfiguration platform,\u201d IEICE Trans. Inf. Syst. <b>E90-D<\/b> (2007) 1932 (DOI: 10.1093\/ietisy\/e90-d.12.1932).","DOI":"10.1093\/ietisy\/e90-d.12.1932"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] B.M. Krishna, <i>et al<\/i>.: \u201cEvolvable hardware-based data security system using image steganography through dynamic partial reconfiguration,\u201d J. Circuits Syst. Comput. &amp; Computers <b>31<\/b> (2022) 2250014 (DOI: 10.1142\/S0218126622500141).","DOI":"10.1142\/S0218126622500141"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Yao, <i>et al<\/i>.: \u201cA general low-cost fast hybrid reconfiguration architecture for FPGA-based self-adaptive system,\u201d IEICE Trans. Inf. Syst. <b>E101-D<\/b> (2018) 616 (DOI: 10.1587\/transinf.2017EDP7231).","DOI":"10.1587\/transinf.2017EDP7231"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Dobai and L. Sekanina: \u201cLow-level flexible architecture with hybrid reconfiguration for evolvable hardware,\u201d ACM Trans. Reconfigurable Technol. Syst. <b>8<\/b> (2015) 1 (DOI: 10.1145\/2700414).","DOI":"10.1145\/2700414"},{"key":"22","unstructured":"[22] L. Yuan, <i>et al<\/i>.: \u201cBuilding an EHW environment based on FPGA and QUARTUS,\u201d Comput. Digital Eng. <b>34<\/b> (2006) 1."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K. Glette, <i>et al<\/i>.: \u201cIntermediate level FPGA reconfiguration for an online EHW pattern recognition system,\u201d NASA\/ESA Conf. Adapt. Hardw. Syst. (2009) 19 (DOI: 10.1109\/AHS.2009.46).","DOI":"10.1109\/AHS.2009.46"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K. Glette and P. Kaufmann: \u201cLookup table partial reconfiguration for an evolvable hardware classifier system,\u201d IEEE Congr. Evol.Comput. (2014) 1706 (DOI: 10.1109\/CEC.2014.6900503).","DOI":"10.1109\/CEC.2014.6900503"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Zhang, <i>et al<\/i>.: \u201cA LUT manipulation based intrinsic evolvable system,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20131003 (DOI: 10.1587\/elex.11.20131003).","DOI":"10.1587\/elex.11.20131003"},{"key":"26","unstructured":"[26] S. Guccione, <i>et al<\/i>.: \u201cJBits: a java-based interface for reconfigurable computing,\u201d 2nd Military &amp; Aerospace Applications of Programmable Devices &amp; Technologies Conf. (1999)."},{"key":"27","unstructured":"[27] D. Levi and S.A. Guccione: \u201cGeneticFPGA: evolving stable circuits on mainstream FPGA devices,\u201d NASA\/DoD Workshop Evolvable Hardw. (1999) 12 (DOI: 10.1109\/EH.1999.785430)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A.K. Raghavan and P. Sutton: \u201cJPG--a partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs,\u201d Int. Parallel Distributed Process. Symp. (2002) (DOI: 10.1109\/IPDPS.2002.1016552).","DOI":"10.1109\/IPDPS.2002.1016552"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C. Lavin, <i>et al<\/i>.: \u201cRapidSmith: do-it-yourself CAD tools for Xilinx FPGAs,\u201d Int. Conf. Field Program. Logic Appl. (2011) 349 (DOI: 10.1109\/FPL.2011.69).","DOI":"10.1109\/FPL.2011.69"},{"key":"30","unstructured":"[30] K.D. Pham, <i>et al<\/i>.: \u201cBITMAN: a tool and API for FPGA bitstream manipulations,\u201d Des., Auto. Test Europe (2017) 894 (DOI: 10.23919\/DATE.2017.7927114)."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] L. Bozzoli and L. Sterpone: \u201cSelf-rerouting of dynamically reconfigurable SRAM-based FPGAs,\u201d NASA\/ESA Conf. Adapt. Hardw. Syst. (2017) 77 (DOI: 10.1109\/AHS.2017.8046362).","DOI":"10.1109\/AHS.2017.8046362"},{"key":"32","unstructured":"[32] Xilinx Inc.: ug384 (2010) https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug384"},{"key":"33","unstructured":"[33] Xilinx Inc.: ug474 (2016) https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug474"},{"key":"34","unstructured":"[34] Xilinx Inc.: ug191 (2010) https:\/\/docs.xilinx.com\/v\/u\/en-US\/ug191"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] J. Mora, <i>et al<\/i>.: \u201cOn the scalability of evolvable hardware architectures: comparison of systolic array and Cartesian genetic programming,\u201d Nat. Rev. Neurosci. <b>20<\/b> (2019) 155 (DOI: 10.1007\/s10710-018-9340-5).","DOI":"10.1007\/s10710-018-9340-5"},{"key":"36","unstructured":"[36] J.J. Du: \u201cResearch on efficient adaptive system based on direct bitstream evolution,\u201d Master\u2019s thesis, Nanjing University of Aeronautics and Astronautics (2019)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20220518\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T03:18:54Z","timestamp":1689391134000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20220518\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":36,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20220518","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,10]]},"article-number":"20.20220518"}}