{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,11]],"date-time":"2024-05-11T00:13:31Z","timestamp":1715386411008},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,4,10]]},"DOI":"10.1587\/elex.20.20230019","type":"journal-article","created":{"date-parts":[[2023,2,27]],"date-time":"2023-02-27T22:10:46Z","timestamp":1677535846000},"page":"20230019-20230019","source":"Crossref","is-referenced-by-count":0,"title":["Threshold-programmable loss-of-signal detection circuit with temperature compensation"],"prefix":"10.1587","volume":"20","author":[{"given":"Deyan","family":"Chen","sequence":"first","affiliation":[{"name":"The College of Computer and Information Sciences, Fujian Agriculture and Forestry University"}]},{"given":"Jinghu","family":"Li","sequence":"additional","affiliation":[{"name":"The College of Computer and Information Sciences, Fujian Agriculture and Forestry University"},{"name":"Xiamen Eochip Seiconductor Co., Ltd."}]},{"given":"Yichun","family":"Sun","sequence":"additional","affiliation":[{"name":"The College of Computer and Information Sciences, Fujian Agriculture and Forestry University"}]},{"given":"Xin","family":"Hong","sequence":"additional","affiliation":[{"name":"The College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University"}]},{"given":"Haofan","family":"Ding","sequence":"additional","affiliation":[{"name":"The College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University"}]},{"given":"Fujie","family":"Chen","sequence":"additional","affiliation":[{"name":"The College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University"}]},{"given":"Riqing","family":"Chen","sequence":"additional","affiliation":[{"name":"The College of Computer and Information Sciences, Fujian Agriculture and Forestry University"}]},{"given":"Zhicong","family":"Luo","sequence":"additional","affiliation":[{"name":"The College of Mechanical and Electronic Engineering, Fujian Agriculture and Forestry University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. Okamoto, <i>et al.<\/i>: \u201cA 25-Gb\/s 5\u00d75mm<sup>2<\/sup> chip-scale silicon-photonic receiver integrated with 28-nm CMOS transimpedance amplifier,\u201d J. Lightw. Technol. <b>34<\/b> (2016) 2988 (DOI: 10.1109\/JLT.2015.2500365).","DOI":"10.1109\/JLT.2015.2500365"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Wang, <i>et al.<\/i>: \u201cA fully integrated 25Gb\/s low-noise TIA+CDR optical receiver designed in 40-nm-CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 1698 (DOI: 10.1109\/TCSII.2019.2925363).","DOI":"10.1109\/TCSII.2019.2925363"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Sharif-Bakhtiar and A. Chan Carusone: \u201cA 20Gb\/s CMOS optical receiver with limited-bandwidth front end and local feedback IIR-DFE,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2679 (DOI: 10.1109\/JSSC.2016.2602224).","DOI":"10.1109\/JSSC.2016.2602224"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Zohoori, <i>et al.<\/i>: \u201cAn inverter-based, CMOS, low-power optical receiver front-end,\u201d Fiber Integr. Opt. <b>38<\/b> (2019) 1 (DOI: 10.1080\/01468030.2019.1567871).","DOI":"10.1080\/01468030.2019.1567871"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Huang and W. Chen: \u201cA 25Gb\/s 1.13pJ\/b -10<i>.<\/i>8dBm input sensitivity optical receiver in 40nm CMOS,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 747 (DOI: 10.1109\/JSSC.2016.2639534).","DOI":"10.1109\/JSSC.2016.2639534"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Q. Pan, <i>et al.<\/i>: \u201cA 30-Gb\/s 1.37-pJ\/b CMOS receiver for optical interconnects,\u201d J. Lightw. Technol. <b>33<\/b> (2015) 778 (DOI: 10.1109\/JLT.2014.2381266).","DOI":"10.1109\/JLT.2014.2381266"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J.J. Chang, <i>et al.<\/i>: \u201cFour-channel parallel 3.125Gbit\/s\/ch\/s fibre optic receiver\/transmitter chip signal detection circuit,\u201d Electron Lett. <b>38<\/b> (2002) 1556 (DOI: 10.1049\/el: 20021083).","DOI":"10.1049\/el:20021083"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Wang, <i>et al.<\/i>: \u201cA novel loss-of-signal detector with programmable assert threshold for intelligent limiting amplifier,\u201d Analog Integr. Circuits Signal Process <b>72<\/b> (2012) 187 (DOI: 10.1007\/s10470-011-9794-3).","DOI":"10.1007\/s10470-011-9794-3"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Byun: \u201cAnalysis and design of CMOS received signal strength indicator,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2970 (DOI: 10.1109\/TCSI.2014.2321201).","DOI":"10.1109\/TCSI.2014.2321201"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X. Tian, <i>et al.<\/i>: \u201cA low power dB-linear RSSI based on logarithmic amplifier,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140431 (DOI: 10.1587\/elex.11.20140431).","DOI":"10.1587\/elex.11.20140431"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] W. Hui, <i>et al<\/i>.: \u201cA 25Gbps single-end input limiting amplifier with loss of signal for low power integrated optical receivers,\u201d Microw. Opt. Technol. Lett. <b>63<\/b> (2021) 1566 (DOI: 10.1002\/mop.32776).","DOI":"10.1002\/mop.32776"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S.S. Lee, <i>et al.<\/i>: \u201cA low power high precision trim-less envelope detector for fail-safe circuit in LVDS receiver,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1770 (DOI: 10.1109\/TCSII.2019.2950685).","DOI":"10.1109\/TCSII.2019.2950685"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Mobarak, <i>et al.<\/i>: \u201cAttenuation-predistortion linearization of CMOS OTAs with digital correction of process variations in OTA-C filter applications,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 351 (DOI: 10.1109\/JSSC.2009.2037476).","DOI":"10.1109\/JSSC.2009.2037476"},{"key":"14","unstructured":"[14] B. Razavi: <i>Design of Analog CMOS Integrated Circuit<\/i> (Mc Graw Hill Education, New York, 2017) 2nd ed. 585."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Gunawan, <i>et al.<\/i>: \u201cA curvature-corrected low-voltage bandgap reference,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 667 (DOI: 10.1109\/4.217981).","DOI":"10.1109\/4.217981"},{"key":"16","unstructured":"[16] W. Jin: \u201cResearch on ultra-low power PVT tolerant circuits design techniques,\u201d Ph.D. Dissertation, Shanghai Jiao Tong University (2017)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R.G. Meyer: \u201cLow-power monolithic RF peak detector analysis,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 65 (DOI: 10.1109\/4.350192).","DOI":"10.1109\/4.350192"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A. Valdes-Garcia, <i>et al.<\/i>: \u201cA broadband CMOS amplitude detector for on-chip RF measurements,\u201d IEEE Trans. Instrum. Meas. <b>57<\/b> (2008) 1470 (DOI: 10.1109\/TIM.2008.917196).","DOI":"10.1109\/TIM.2008.917196"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Hai, <i>et al.<\/i>: \u201c6-k\/spl Omega\/, 43-Gb\/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range,\u201d IEEE Gallium Arsenide Integrated Circuit (GaAs IC) <b>39<\/b> (2003) 1680 (DOI: 10.1109\/GAAS.2003.1252403).","DOI":"10.1109\/JSSC.2004.833547"},{"key":"20","unstructured":"[20] B. Razavi: <i>Design of Analog CMOS Integrated Circuit<\/i> (McGraw Hill Education, New York, 2017) 2nd ed. 513."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Yuan, <i>et al.<\/i>: \u201cTransistor mismatch properties in deep-submicrometer CMOS technologies,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 335 (DOI: 10.1109\/TED.2010.2090159).","DOI":"10.1109\/TED.2010.2090159"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P. Heydari and R. Mohanavelu: \u201cDesign of ultrahigh-speed low-voltage CMOS CML buffers and latches,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 1081 (DOI: 10.1109\/TVLSI.2004.833663).","DOI":"10.1109\/TVLSI.2004.833663"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K.-L.J. Wong and C.-K.K. Yang: \u201cOffset compensation in comparators with minimum input-referred supply noise,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 837 (DOI: 10.1109\/JSSC.2004.826317).","DOI":"10.1109\/JSSC.2004.826317"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. He, <i>et al.<\/i>: \u201cAnalyses of static and dynamic random offset voltages in dynamic comparators,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 911 (DOI: 10.1109\/TCSI.2009.2015207).","DOI":"10.1109\/TCSI.2009.2015207"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] P.R. Kinget: \u201cDevice mismatch and tradeoffs in the design of analog circuits,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1212 (DOI: 10.1109\/JSSC.2005.848021).","DOI":"10.1109\/JSSC.2005.848021"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] U. Gr\u00fcnebaum, <i>et al<\/i>.: \u201cMismatch modeling and simulation--a comprehensive approach,\u201d Analog Integr. Circuits Signal Process. <b>29<\/b> (2001) 165 (DOI: 10.1023\/A: 1011209313352).","DOI":"10.1023\/A:1011209313352"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M.J.M. Pelgrom, <i>et al<\/i>.: \u201cMatching properties of MOS transistors,\u201d IEEE J. Solid-State Circuits <b>24<\/b> (1989) 1433 (DOI: 10.1109\/JSSC.1989.572629).","DOI":"10.1109\/JSSC.1989.572629"},{"key":"28","unstructured":"[28] T.-H. Yeh, <i>et al.<\/i>: \u201cMis-match characterization of 1.8V and 3.3V devices in 0.18\u00b5m mixed signal CMOS technology,\u201d Proceedings of the 2001 International Conference on Microelectronic Test Structures (2001) 77 (DOI: 10.1109\/ICMTS.2001.928641)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. He, <i>et al.<\/i>: \u201cAnalyses of static and dynamic random offset voltages in dynamic comparators,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 911 (DOI: 10.1109\/TCSI.2009.2015207).","DOI":"10.1109\/TCSI.2009.2015207"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Oehm and K. Schumacher: \u201cQuality assurance and upgrade of analog characteristics by fast mismatch analysis option in network analysis environment,\u201d IEEE J. Solid-State Circuits, <b>28<\/b> (1993) 865 (DOI: 10.1109\/4.222191).","DOI":"10.1109\/4.222191"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/7\/20_20.20230019\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:28:31Z","timestamp":1715315311000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/7\/20_20.20230019\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,10]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230019","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,10]]},"article-number":"20.20230019"}}