{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T04:06:36Z","timestamp":1684037196109},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,5,10]]},"DOI":"10.1587\/elex.20.20230035","type":"journal-article","created":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T22:10:50Z","timestamp":1678140650000},"page":"20230035-20230035","source":"Crossref","is-referenced-by-count":0,"title":["Multi-chip phase synchronization circuit of fractional-N PLL"],"prefix":"10.1587","volume":"20","author":[{"given":"Yantian","family":"Xu","sequence":"first","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiarui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faxin","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Pang, <i>et al.<\/i>: \u201cA 28-GHz CMOS phased-array transceiver based on LO phase-shifting architecture with gain invariant phase tuning for 5G new radio,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1228 (DOI: 10.1109\/JSSC.2019.2899734).","DOI":"10.1109\/JSSC.2019.2899734"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Yu, <i>et al.<\/i>: \u201cA fully-integrated reconfigurable dual-band transceiver for short range wireless communications in 180nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 3361 (DOI: 10.1109\/JSSC.2015.2462345).","DOI":"10.1109\/JSSC.2015.2462345"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] V.K. Kanchetla, <i>et al.<\/i>: \u201cA compact, reconfigurable CMOS RF receiver for NavIC\/GPS\/Galileo\/BeiDou,\u201d IEEE Trans. Microw. Theory Techn. <b>70<\/b> (2022) 3361 (DOI: 10.1109\/TMTT.2022.3159712).","DOI":"10.1109\/TMTT.2022.3159712"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Townley, <i>et al.<\/i>: \u201cA 94-GHz 4TX-4RX phased-array FMCW radar transceiver with antenna-in-package,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1245 (DOI: 10.1109\/JSSC.2017.2675907).","DOI":"10.1109\/JSSC.2017.2675907"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. Chen, <i>et al.<\/i>: \u201cMulti-band RF transceiver based on the polarization multiplexed photonic LOs and mixers,\u201d IEEE J. Sel. Topics Quantum Electron. <b>27<\/b> (2021) 1 (DOI: 10.1109\/JSTQE.2020.3023497).","DOI":"10.1109\/JSTQE.2020.3023497"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Ek, <i>et al.<\/i>: \u201cA 28-nm FD-SOI 115-fs jitter pLL-based LO system for 24-30-GHz sliding-IF 5G transceivers,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1988 (DOI: 10.1109\/JSSC.2018.2820149).","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Song, <i>et al.<\/i>: \u201cSimultaneous RF self-interference cancellation, local oscillator generation, frequency up- and down-conversion in an integrated in-band full-duplex 5G RF transceiver front-end,\u201d J. Lightw. Technol. <b>40<\/b> (2022) 511 (DOI: 10.1109\/JLT.2021.3117893).","DOI":"10.1109\/JLT.2021.3117893"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] O. Afuye, <i>et al.<\/i>: \u201cLO synchronization scheme via full-duplex transceiver for distributed beamforming in wireless ad hoc networks,\u201d 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (2022) 747 (DOI: 10.1109\/ISCAS48785.2022.9937228).","DOI":"10.1109\/ISCAS48785.2022.9937228"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Ji, <i>et al.<\/i>: \u201cThe synchronization design of multi-channel digital TR module for phased array radar,\u201d 2020 IEEE MTT-S International Wireless Symposium (IWS) (2020) 1 (DOI: 10.1109\/IWS49314.2020.9360030).","DOI":"10.1109\/IWS49314.2020.9360030"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Dong, <i>et al.<\/i>: \u201cSelf-calibration method for amplitude and phase error of MIMO system,\u201d 3rd China International SAR Symposium (CISS) (2022) 1 (DOI: 10.1109\/CISS57580.2022.9971309).","DOI":"10.1109\/CISS57580.2022.9971309"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L. Ding, <i>et al.<\/i>: \u201cSparse self-calibration via iterative minimization against phase synchronization mismatch for MIMO radar imaging,\u201d 2013 IEEE Radar Conference (RadarCon13) (2013) 1 (DOI: 10.1109\/RADAR.2013.6586026).","DOI":"10.1109\/RADAR.2013.6586026"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Godrich and A.M. Haimovich: \u201cLocalization performance of coherent MIMO radar systems subject to phase synchronization errors,\u201d 2010 International Symposium on Communications, Control and Signal Processing (ISCCSP) (2010) 1 (DOI: 10.1109\/ISCCSP.2010.5463445).","DOI":"10.1109\/ISCCSP.2010.5463445"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Z. Wang, <i>et al.<\/i>: \u201cA -86<i>.<\/i>88dBc\/Hz@1MHz K-band fractional-N frequency synthesizer in 90-nm CMOS technology,\u201d IEICE Electron. Express <b>14<\/b> (2018) 20171063 (DOI: 10.1587\/elex.15.20171063).","DOI":"10.1587\/elex.15.20171063"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C. Li, <i>et al.<\/i>: \u201cA 0.7V 1.6mW fractional-N synthesizers for BLE RF transceiver in 40nm CMOS,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220348 (DOI: 10.1587\/elex.19.20220348).","DOI":"10.1587\/elex.19.20220348"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Magoon, <i>et al.<\/i>: \u201cA single-chip quad-band (850\/900\/1800\/1900MHz) direct conversion GSM\/GPRS RF transceiver with integrated VCOs and fractional-n synthesizer,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 1710 (DOI: 10.1109\/JSSC.2002.804356).","DOI":"10.1109\/JSSC.2002.804356"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Zhang, <i>et al.<\/i>: \u201cA fractional-<i>N<\/i> PLL with space-Time averaging for quantization noise reduction,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 602 (DOI: 10.1109\/JSSC.2019.2950154).","DOI":"10.1109\/JSSC.2019.2950154"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Jamali and E. Ebrahimi: \u201cA new Fractional-N frequency synthesizer using Nested-PLL architecture,\u201d 2017 Iranian Conference on Electrical Engineering (ICEE) (2017) 188 (DOI: 10.1109\/IranianCEE.2017.7985408).","DOI":"10.1109\/IranianCEE.2017.7985408"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] X. Xu, <i>et al.<\/i>: \u201cA low-spur current-biasingfFree fractional-N hybrid PLL for low-voltage clock generation,\u201d 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (2020) 1 (DOI: 10.1109\/ISCAS45731.2020.9180827).","DOI":"10.1109\/ISCAS45731.2020.9180827"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Chen, <i>et al.<\/i>: \u201cDesign of low phase noise and low spurs fractional-N PLL based frequency generator for millimeter rada,\u201d 2019 IEEE International Symposium on Phased Array System and Technology (PAST) (2019) 1 (DOI: 10.1109\/PAST43306.2019.9020917).","DOI":"10.1109\/PAST43306.2019.9020917"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] W. Wu, <i>et al.<\/i>: \u201cA 14-nm ultra-low jitter fractional-N PLL using a DTC range reduction technique and a reconfigurable dual-core VCO,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 3756 (DOI: 10.1109\/JSSC.2021.3111134).","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P. Park, <i>et al.<\/i>: \u201cA 2.4GHz fractional-N frequency synthesizer with high-OSR <i>\u0394\u03a3<\/i> modulator and nested PLL,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2433 (DOI: 10.1109\/JSSC.2012.2209809).","DOI":"10.1109\/JSSC.2012.2209809"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Tao and C.-H. Heng: \u201c<i>\u0394\u03a3<\/i> Fractional-N PLL with hybrid IIR noise filtering,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1004 (DOI: 10.1109\/TCSII.2019.2929359).","DOI":"10.1109\/TCSII.2019.2929359"},{"key":"23","unstructured":"[23] A.H.-Y. Tan and G.-Y. Wei: \u201cPhase mismatch detection and compensation for PLL\/DLL based multi-phase clock generator,\u201d IEEE Custom Integrated Circuits Conference 2006 (2006) 417 (DOI: 10.1109\/CICC.2006.320986)."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Huang, <i>et al.<\/i>: \u201cLow-noise fractional-N PLL with a high-precision phase control in the phase synchronization of multichips,\u201d IEEE Microw. Wireless Componen. Lett. <b>28<\/b> (2018) 702 (DOI: 10.1109\/LMWC.2018.2842680).","DOI":"10.1109\/LMWC.2018.2842680"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Kitsukawa, <i>et al.<\/i>: \u201cNovel phase difference control technique of fractional-N PLL synthesizers by shifting the LE signals synchronized with a reference signal,\u201d 2014 44th European Microwave Conference (2014) 1738 (DOI: 10.1109\/EuMC.2014.6986792).","DOI":"10.1109\/EuMC.2014.6986792"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Ikeda, <i>et al.<\/i>: \u201cPhase synchronization technique between fractional-N PLLs by correcting phase error due to cycle slip using reference delta-sigma modulator,\u201d 2020 IEEE Asia-Pacific Microwave Conference (APMC) (2020) 905 (DOI: 10.1109\/APMC47863.2020.9331543).","DOI":"10.1109\/APMC47863.2020.9331543"},{"key":"27","unstructured":"[27] Y. Xu, <i>et al.<\/i>: \u201cDesign of multi chip fractional frequency phase locked loop output signal phase synchronization,\u201d Journal of Zhejiang University (Engineering Science) <b>55<\/b> (2021) 1788 (DOI: 10.3785\/j.issn.1008-973X.2021.09.021)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Ye, <i>et al.<\/i>: \u201cA rotation-aided arctangent phase discriminator with one-bit quantization,\u201d IEEE Signal Process. Lett. <b>23<\/b> (2016) 1236 (DOI: 10.1109\/LSP.2016.2579662).","DOI":"10.1109\/LSP.2016.2579662"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C.-F. Chang and M.-S. Kao: \u201cHigh-accuracy carrier phase discriminator in one-bit quantized software-defined receivers,\u201d IEEE Signal Process. Lett. <b>15<\/b> (2008) 397 (DOI: 10.1109\/LSP.2008.922517).","DOI":"10.1109\/LSP.2008.922517"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Huan, <i>et al.<\/i>: \u201cSoftware-defined system integrated communications based on active phased array radar,\u201d 2011 IEEE International Conference on Microwave Technology and Computational Electromagnetics (2011) 508 (DOI: 10.1109\/ICMTCE.2011.5915570).","DOI":"10.1109\/ICMTCE.2011.5915570"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/9\/20_20.20230035\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T03:20:59Z","timestamp":1683948059000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/9\/20_20.20230035\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,10]]},"references-count":30,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230035","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,10]]},"article-number":"20.20230035"}}