{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T08:00:56Z","timestamp":1764403256938},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1587\/elex.20.20230083","type":"journal-article","created":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T22:14:35Z","timestamp":1685657675000},"page":"20230083-20230083","source":"Crossref","is-referenced-by-count":6,"title":["Radiation-hardened 14T SRAM cell by polar design for space applications"],"prefix":"10.1587","volume":"20","author":[{"given":"Licai","family":"Hao","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Bin","family":"Qiang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Chenghu","family":"Dai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Wenjuan","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Li","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}]},{"given":"Fei","family":"Sun","sequence":"additional","affiliation":[{"name":"Anhui High-tech Development Center"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D.P. Lin, <i>et al.<\/i>: \u201cA novel highly reliable and low-power radiation hardened SRAM bit-cell design,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171129 (DOI: 10.1587\/elex.15.20171129).","DOI":"10.1587\/elex.15.20171129"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Pal, <i>et al<\/i>.: \u201cA 10T soft-error-immune SRAM with multi-node upset recovery for low-power space applications,\u201d IEEE Trans. Device Mater. Rel. <b>22<\/b> (2022) 85 (DOI: 10.1109\/TDMR.2022.3147864).","DOI":"10.1109\/TDMR.2022.3147864"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Q. Zhao, <i>et al.<\/i>: \u201cNovel radiation-hardened latch design for space-radiation environments,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220170 (DOI: 10.1587\/elex.19.20220170).","DOI":"10.1587\/elex.19.20220170"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Govind, <i>et al.<\/i>: \u201cLow power and write-enhancement RHBD 12T SRAM cell for aerospace applications,\u201d Analog Integrated Circuits and Signal Processing <b>107<\/b> (2021) 377 (DOI: 10.1007\/s10470-020-01786-8).","DOI":"10.1007\/s10470-020-01786-8"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Guo, <i>et al<\/i>.: \u201cNovel radiation-hardened-by-design (RHBD) 12T memory cell for aerospace applications in nanoscale CMOS technology,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1593 (DOI: 10.1109\/TVLSI.2016.2645282).","DOI":"10.1109\/TVLSI.2016.2645282"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Qi, <i>et al.<\/i>: \u201cA highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 388 (DOI: 10.1109\/TDMR.2016.2593590).","DOI":"10.1109\/TDMR.2016.2593590"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N.R. Ch, <i>et al.<\/i>: \u201cSingle-event multiple effect tolerant RHBD14T SRAM cell design for space applications,\u201d IEEE Trans. Device Mater. Rel. <b>21<\/b> (2021) 48 (DOI: 10.1109\/TDMR.2021.3049215).","DOI":"10.1109\/TDMR.2021.3049215"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S.M. Jahinuzzaman, <i>et al.<\/i>: \u201cA soft error tolerant 10T SRAM bit-cell with differential read capability,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3768 (DOI: 10.1109\/TNS.2009.2032090).","DOI":"10.1109\/TNS.2009.2032090"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Guo, <i>et al.<\/i>: \u201cDesign of area-efficient and highly reliable RHBD 10T memory cell for aerospace applications,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 991 (DOI: 10.1109\/TVLSI.2017.2788439).","DOI":"10.1109\/TVLSI.2017.2788439"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Calin, <i>et al.<\/i>: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 874 (DOI: 10.1109\/23.556880).","DOI":"10.1109\/23.556880"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L.D. Trang Dang, <i>et al.<\/i>: \u201cWe-Quatro: radiation-hardened SRAM cell with parametric process variation tolerance,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 2489 (DOI: 10.1109\/TNS.2017.2728180).","DOI":"10.1109\/TNS.2017.2728180"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Han, <i>et al.<\/i>: \u201cRadiation-hardened 0.3-0.9V voltage-scalable 14T SRAM and peripheral circuit in 28-nm technology for space applications,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 1089 (DOI: 10.1109\/TVLSI.2019.2961736).","DOI":"10.1109\/TVLSI.2019.2961736"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Peng, <i>et al<\/i>.: \u201cRadiation-hardened 14T SRAM bitcell with speed and power optimized for space application,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 407 (DOI: 10.1109\/TVLSI.2018.2879341).","DOI":"10.1109\/TVLSI.2018.2879341"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] P.E. Dodd and L.W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129).","DOI":"10.1109\/TNS.2003.813129"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Guo, <i>et al.<\/i>: \u201cNovel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 1994 (DOI: 10.1109\/TCSI.2014.2304658).","DOI":"10.1109\/TCSI.2014.2304658"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Harada, <i>et al.<\/i>: \u201cNeutron induced single event multiple transients with voltage scaling and body biasing,\u201d 2011 International Reliability Physics Symposium (2011) (DOI: 10.1109\/IRPS.2011.5784485).","DOI":"10.1109\/IRPS.2011.5784485"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] O.A. Amusan, <i>et al<\/i>.: \u201cCharge collection and charge sharing in a 130nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3253 (DOI: 10.1109\/TNS.2006.884788).","DOI":"10.1109\/TNS.2006.884788"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Q. Zhao, <i>et al.<\/i>: \u201cNovel write-enhanced and highly reliable RHPD-12T SRAM cells for space applications,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 848 (DOI: 10.1109\/TVLSI.2019.2955865).","DOI":"10.1109\/TVLSI.2019.2955865"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Yan, <i>et al<\/i>.: \u201cNovel speed-and-power-optimized SRAM cell designs with enhanced self-recoverability from single- and double-node upsets,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 4684 (DOI: 10.1109\/TCSI.2020.3018328).","DOI":"10.1109\/TCSI.2020.3018328"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Jiang, <i>et al<\/i>.: \u201cQuadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 967 (DOI: 10.1109\/TCSI.2018.2872507).","DOI":"10.1109\/TCSI.2018.2872507"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C.Y. Peng, <i>et al.<\/i>: \u201cRead\/write margin enhanced 10T SRAM for low voltage application,\u201d IEICE Electron. Express <b>13<\/b> (2016) 1 (DOI: 10.1587\/elex.13.20160382).","DOI":"10.1587\/elex.13.20160382"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Pal, <i>et al<\/i>.: \u201cSoft-error-aware read-stability-enhanced low-power 12T SRAM with multi-node upset recoverability for aerospace applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 1560 (DOI: 10.1109\/TCSI.2022.3147675).","DOI":"10.1109\/TCSI.2022.3147675"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D.S. Shi, <i>et al.<\/i>: \u201cA bit-interleaving 12T bitcell with built-in write-assist for sub-threshold SRAM,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220089 (DOI: 10.1587\/elex.19.20220089).","DOI":"10.1587\/elex.19.20220089"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J.Z. Cai, <i>et al<\/i>.: \u201cA PMOS read-port 8T SRAM cell with optimized leakage power and enhanced performance,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161188 (DOI: 10.1587\/elex.14.20161188).","DOI":"10.1587\/elex.14.20161188"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Saun and H. Kumar: \u201cDesign and performance analysis of 6T SRAM cell on different CMOS technologies with stability characterization,\u201d IOP Conf. Ser. Mater. Sci. Eng. <b>561<\/b> (2019) 1 (DOI: 10.1088\/1757-899X\/561\/1\/012093).","DOI":"10.1088\/1757-899X\/561\/1\/012093"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] E. Shakouri, <i>et al<\/i>.: \u201cSingle-ended 10T SRAM cell with high yield and low standby power,\u201d Circuits Syst. Signal Process <b>40<\/b> (2021) 3479 (DOI: 10.1007\/s00034-020-01636-y).","DOI":"10.1007\/s00034-020-01636-y"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] R. Kolhal and V. Agarwal: \u201cA power and static noise margin analysis of different SRAM cells at 180nm technology,\u201d 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA) (2019) 6 (DOI: 10.1109\/ICECA.2019.8821868).","DOI":"10.1109\/ICECA.2019.8821868"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Pal, <i>et al.<\/i>: \u201cHighly stable low power radiation hardened memory-by-design SRAM for space applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2020) 2147 (DOI: 10.1109\/TCSII.2020.3042520).","DOI":"10.1109\/TCSII.2020.3042520"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A. Seyedi, <i>et al.<\/i>: \u201cNwise and Pwise: 10T radiation hardened SRAM cells for space applications with high reliability requirements,\u201d IEEE Access <b>10<\/b> (2022) 30624 (DOI: 10.1109\/ACCESS.2022.3157402).","DOI":"10.1109\/ACCESS.2022.3157402"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Guo, <i>et al<\/i>.: \u201cSoft error hardened memory design for nanoscale complementary metal oxide semiconductor technology,\u201d IEEE Trans. Rel., <b>64<\/b> (2015) 596 (DOI: 10.1109\/TR.2015.2410275).","DOI":"10.1109\/TR.2015.2410275"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Lin, <i>et al<\/i>.: \u201cA 11-transistor nanoscale CMOS memory cell for hardening to soft errors,\u201d IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. <b>19<\/b> (2010) 900 (DOI: 10.1109\/TVLSI.2010.2043271).","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] M.P. Kumer and R. Lorenzo: \u201cA review on radiation-hardened memory cells for space and terrestrial applications,\u201d International Journal of Circuit Theory and Applications <b>51<\/b> (2022) 475 (DOI: 10.1002\/cta.3429).","DOI":"10.1002\/cta.3429"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20230083\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T03:18:57Z","timestamp":1689391137000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20230083\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":32,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230083","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,10]]},"article-number":"20.20230083"}}