{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:59:23Z","timestamp":1761649163351},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,6,25]]},"DOI":"10.1587\/elex.20.20230171","type":"journal-article","created":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T22:11:30Z","timestamp":1684361490000},"page":"20230171-20230171","source":"Crossref","is-referenced-by-count":7,"title":["Design of a high performance CNFET 10T SRAM cell at 5nm technology node"],"prefix":"10.1587","volume":"20","author":[{"given":"Zihao","family":"Yang","sequence":"first","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minghui","family":"Yin","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunxia","family":"You","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiqiang","family":"Li","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"EDA Center, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y.-M. Lin, <i>et al<\/i>.: \u201cHigh-performance carbon nanotube field-effect transistor with tunable polarities,\u201d IEEE Trans. Nanotechnol. <b>4<\/b> (2005) 481 (DOI: 10.1109\/TNANO.2005.851427).","DOI":"10.1109\/TNANO.2005.851427"},{"key":"2","unstructured":"[2] S.R. Prasad, <i>et al<\/i>.: \u201cDesign of low-leakage CNTFET SRAM cell at 32nm technology using forced stack technique,\u201d International Journal of Engineering Research and Applications <b>2<\/b> (2012) 805."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Rahman, <i>et al<\/i>.: \u201cTheory of ballistic nano-transistors,\u201d IEEE Trans. Electron Devices <b>50<\/b> (2003) 1853 (DOI: 10.1109\/ted.2003.815366).","DOI":"10.1109\/TED.2003.815366"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Appenzeller: \u201cCarbon nanotubes for high-performance electronics progress and prospect,\u201d Proc. IEEE <b>96<\/b> (2008) 201 (DOI: 10.1109\/JPROC.2007.911051).","DOI":"10.1109\/JPROC.2007.911051"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A.A.M. Shahi, <i>et al<\/i>.: \u201cComparison of variations in MOSFET versus CNFET in gigascale integrated systems,\u201d Thirteenth International Symposium on Quality Electronic Design (ISQED) (2012) 378 (DOI: 10.1109\/ISQED.2012.6187521).","DOI":"10.1109\/ISQED.2012.6187521"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Zhong, <i>et al<\/i>.: \u201cGigahertz integrated circuits based on carbon nanotube films,\u201d Nature Electronics <b>1<\/b> (2017) 40 (DOI: 10.1038\/s4928-017-0003-y).","DOI":"10.1038\/s41928-017-0003-y"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P.S. Kanhaiya, <i>et al<\/i>.: \u201cCarbon nanotube-based CMOS SRAM: 1kbit 6T SRAM arrays and 10T SRAM cells,\u201d IEEE Trans. Electron Devices <b>66<\/b> (2019) 5375 (DOI: 10.1109\/TED.2019.2945533).","DOI":"10.1109\/TED.2019.2945533"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Lin, <i>et al<\/i>.: \u201cDesign of a CNTFET-based SRAM cell by dual-chirality selection,\u201d IEEE Trans. Nanotechnol. <b>9<\/b> (2010) 30 (DOI: 10.1109\/TNANO.2009.2025128).","DOI":"10.1109\/TNANO.2009.2025128"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Chen, <i>et al<\/i>.: \u201cCarbon nanotube SRAM in 5-nm technology node design, optimization, and performance evaluation--part I: CNFET transistor optimization,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 432 (DOI: 10.1109\/TVLSI.2022.3146125).","DOI":"10.1109\/TVLSI.2022.3146125"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Z. Zhang and J.G. Delgado-Frias: \u201cCarbon nanotube SRAM design with metallic CNT or removed metallic CNT tolerant approaches,\u201d IEEE Trans. Nanotechnol. <b>11<\/b> (2012) 788 (DOI: 10.1109\/TNANO.2012.2197636).","DOI":"10.1109\/TNANO.2012.2197636"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S. Lin, <i>et al<\/i>: \u201cA new SRAM cell design using CNTFETs,\u201d 2008 International SoC Design Conference (2008) I-168 (DOI: 10.1109\/SOCDC.2008.4815599).","DOI":"10.1109\/SOCDC.2008.4815599"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Lin, <i>et al<\/i>.: \u201cDesign of a CNTFET-based SRAM cell by dual-chirality selection,\u201d IEEE Trans. Nanotechnol. <b>9<\/b> (2010) 30 (DOI: 10.1109\/TNANO.2009.2025128).","DOI":"10.1109\/TNANO.2009.2025128"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Verma and A.P. Chandrakasan: \u201cA 256kb 65nm 8T subthreshold SRAM employing sense-amplifier redundancy,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 141 (DOI: 10.1109\/JSSC.2007.908005).","DOI":"10.1109\/JSSC.2007.908005"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Takeda, <i>et al<\/i>.: \u201cA read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 113 (DOI: 10.1109\/JSSC.2005.859030).","DOI":"10.1109\/JSSC.2005.859030"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] F. Frustaci, <i>et al<\/i>.: \u201cTechniques for leakage energy reduction in deep submicrometer cache memories,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1238 (DOI: 10.1109\/TVLSI.2006.886397).","DOI":"10.1109\/TVLSI.2006.886397"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] L. Chang, <i>et al<\/i>.: \u201cAn 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches,\u201d IEEE J. Solid-State Circuits <b>43<\/b>(2008) 956 (DOI: 10.1109\/JSSC.2007.917509).","DOI":"10.1109\/JSSC.2007.917509"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] T.-H. Kim, <i>et al<\/i>.: \u201cA voltage scalable 0.26V, 64kb 8T SRAM with V<sub>min<\/sub> lowering techniques and deep sleep mode,\u201d 2008 IEEE Custom Integrated Circuits Conference (2008) 407 (DOI: 10.1109\/CICC.2008.4672106).","DOI":"10.1109\/CICC.2008.4672106"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] E. Mani, <i>et al<\/i>.: \u201cDesign of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology,\u201d AEU-International Journal of Electronics and Communications <b>154<\/b> (2022) 154308 (DOI: 10.1016\/j.aeue.2022.154308).","DOI":"10.1016\/j.aeue.2022.154308"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T.-H. Kim, <i>et al<\/i>.: \u201cA voltage scalable 0.26V, 64kb 8T SRAM with V<sub>min<\/sub> lowering techniques and deep sleep mode,\u201d 2008 IEEE Custom Integrated Circuits Conference (2008) 407 (DOI: 10.1109\/CICC.2008.4672106).","DOI":"10.1109\/CICC.2008.4672106"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] C. Qiu, <i>et al<\/i>.: \u201cScaling carbon nanotube complementary transistors to 5-nm gate lengths,\u201d Science <b>355<\/b> (2017) 271 (DOI: 10.1126\/science.aaj1628).","DOI":"10.1126\/science.aaj1628"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C. Qiu, <i>et al<\/i>.: \u201cDirac-source field-effect transistors as energy-efficient, high-performance electronic switches,\u201d Science <b>361<\/b> (2018) 387 (DOI: 10.1126\/science.aap9195).","DOI":"10.1126\/science.aap9195"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J.-W.T. Seo, <i>et al<\/i>.: \u201cDiameter refinement of semiconducting arc discharge single-walled carbon nanotubes via density gradient ultracentrifugation,\u201d The Journal of Physical Chemistry Letters <b>4<\/b> (2013) 2805 (DOI: 10.1021\/jz4013596).","DOI":"10.1021\/jz4013596"},{"key":"23","unstructured":"[23] M.S. Dresselhaus, <i>et al<\/i>.: <i>Carbon Nanotubes: Synthesis, Structure, Properties, and Applications<\/i>, (Springer-Verlag, Berlin, Germany, 2001) (DOI: 10.1007\/3-540-39947-x)."},{"key":"24","unstructured":"[24] H.-S.P. Wong and D. Akinwande: \u201cCarbon nanotube field-effect transistors,\u201d <i>Carbon Nanotube and Graphene Device Physics<\/i> (Cambridge University Press, 2012) 191 (DOI: 10.1017\/cbo9780511778124.009)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] D.H. Emon, <i>et al<\/i>.: \u201cDesign of a low standby power CNFET based SRAM cell,\u201d 2012 7th International Conference on Electrical and Computer Engineering (2012) (DOI: 10.1109\/icece.2012.6471523).","DOI":"10.1109\/ICECE.2012.6471523"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Elangovan and K. Gunavathi: \u201cStability analysis of 6T CNTFET SRAM cell for single and multiple CNTs,\u201d 2018 4th International Conference on Devices, Circuits and Systems (ICDCS) 2019 (DOI: 10.1109\/ICDCSyst.2018.8605154).","DOI":"10.1109\/ICDCSyst.2018.8605154"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] G. Cho, <i>et al<\/i>.: \u201cAssessment of CNTFET based circuit performance and robustness to PVT variations,\u201d 2009 52nd IEEE International Midwest Symposium on Circuits and Systems(2009) (DOI: 10.1109\/mwscas.2009.5235961).","DOI":"10.1109\/MWSCAS.2009.5235961"},{"key":"28","unstructured":"[28] J. Singh, <i>et al<\/i>.: <i>Robust SRAM Designs and Analysis<\/i> (Springer Science &amp; Business Media, 2012) (DOI: 10.1007\/978-1-4614-0818-5)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M. Moradinasab and M. Fathipour: \u201cStable, low power and high performance SRAM based on CNFET,\u201d 2009 10th International Conference on Ultimate Integration of Silicon (2009) (DOI: 10.1109\/ulis.2009.4897599).","DOI":"10.1109\/ULIS.2009.4897599"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] P. Dhilleswararao, <i>et al<\/i>.: \u201cHigh SNM 32nm CNFET based 6T SRAM cell design considering transistor ratio,\u201d 2014 International Conference on Electronics and Communication Systems (ICECS) (2014) 1 (DOI: 10.1109\/ecs.2014.6892748).","DOI":"10.1109\/ECS.2014.6892748"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/12\/20_20.20230171\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:28:44Z","timestamp":1715315324000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/12\/20_20.20230171\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,25]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230171","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,25]]},"article-number":"20.20230171"}}