{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,15]],"date-time":"2024-06-15T01:11:58Z","timestamp":1718413918349},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1587\/elex.20.20230188","type":"journal-article","created":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T22:17:45Z","timestamp":1684707465000},"page":"20230188-20230188","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting signal skew to reduce delay uncertainty for chiplet interconnects"],"prefix":"10.1587","volume":"20","author":[{"given":"Liujun","family":"Guo","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjing","family":"XU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haiyong","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Naffziger, <i>et al<\/i>.: \u201cPioneering chiplet technology and design for the AMD EPYC<sup>TM<\/sup> and Ryzen<sup>TM<\/sup> processor families: industrial product,\u201d 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) (2021) 57 (DOI: 10.1109\/ISCA52012.2021.00014).","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Nassif, <i>et al<\/i>.: \u201cSapphire rapids: the next-generation Intel Xeon scalable processor,\u201d 2022 IEEE International Solid-State Circuits Conference (ISSCC) (2022) 44 (DOI: 10.1109\/ISSCC42614.2022.9731107).","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P. Vivet, <i>et al<\/i>.: \u201cIntAct: a 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 79 (DOI: 10.1109\/JSSC.2020.3036341).","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C.F. Poon, <i>et al<\/i>.: \u201cA 1.24-pJ\/b 112-Gb\/s (870Gb\/s\/Mm) transceiver for in-package links in 7-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 1199 (DOI: 10.1109\/JSSC.2022.3141802).","DOI":"10.1109\/JSSC.2022.3141802"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Tajalli, <i>et al<\/i>.: \u201cA 1.02-pJ\/b 20.83-Gb\/s\/wire USR transceiver using CNRZ-5 in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1108 (DOI: 10.1109\/JSSC.2019.2962655).","DOI":"10.1109\/JSSC.2019.2962655"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.D. Rotaru, <i>et al<\/i>.: \u201cDesign and development of high density fan-out wafer level package (HD-FOWLP) for deep neural network (DNN) chiplet accelerators using advanced interface bus (AIB),\u201d IEEE 71st Electronic Components and Technology Conference (ECTC) (2021) 1258 (DOI: 10.1109\/ectc32696.2021.00204).","DOI":"10.1109\/ECTC32696.2021.00204"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M.S. Lin, <i>et al<\/i>.: \u201cA 7-nm 4-GHz arm<sup>1<\/sup>-core-based CoWoS<sup>1<\/sup> chiplet design for high-performance computing,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 956 (DOI: 10.1109\/JSSC.2019.2960207).","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Farjadrad and B. Vinnakota: \u201cA bunch of wires (BoW) interface for inter-chiplet communication,\u201d 2019 IEEE Symposium on High-Performance Interconnects (HOTI) (2019) 27 (DOI: 10.1109\/HOTI.2019.00020).","DOI":"10.1109\/HOTI.2019.00020"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D. Das Sharma, <i>et al<\/i>.: \u201cUniversal chiplet interconnect express (UCIe): an open industry standard for innovations with chiplets at package level,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>12<\/b> (2022) 1423 (DOI: 10.1109\/tcpmt.2022.3207195).","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Mahajan, <i>et al<\/i>.: \u201cEmbedded multi-die interconnect bridge (EMIB)--a high density, high bandwidth packaging interconnect,\u201d 2016 IEEE 66th Electronic Components and Technology Conference (ECTC) (2016) 557 (DOI: 10.1109\/ECTC.2016.201).","DOI":"10.1109\/ECTC.2016.201"},{"key":"11","unstructured":"[11] D. Chunjie, <i>et al<\/i>.: \u201cAnalysis and avoidance of cross-talk in on-chip buses,\u201d Symposium on High Performance Interconnects (2001) 133 (DOI: 10.1109\/HIS.2001.946705)."},{"key":"12","unstructured":"[12] A.B. Kahng, <i>et al<\/i>.: \u201cInterconnect tuning strategies for high-performance ICs,\u201d Proceedings Design, Automation and Test in Europe (1998) 471 (DOI: 10.1109\/DATE.1998.655900)."},{"key":"13","unstructured":"[13] Z. Junmou and E.G. Friedman: \u201cEffect of shield insertion on reducing crosstalk noise between coupled interconnects,\u201d 2004 IEEE International Symposium on Circuits and Systems (ISCAS) (2004) II (DOI: 10.1109\/ISCAS.2004.1329325)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Kaul, <i>et al<\/i>.: \u201cPerformance optimization of critical nets through active shielding,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>51<\/b> (2004) 2417 (DOI: 10.1109\/TCSI.2004.838247).","DOI":"10.1109\/TCSI.2004.838247"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T. Kim, <i>et al<\/i>.: \u201cPSI design solutions for high speed die-to-die interface in chiplet applications,\u201d 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC) (2022) 2158 (DOI: 10.1109\/ECTC51906.2022.00341).","DOI":"10.1109\/ECTC51906.2022.00341"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] K. Cho, <i>et al<\/i>.: \u201cSignal integrity design and analysis of silicon interposer for GPU-memory channels in high-bandwidth memory interface,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>8<\/b> (2018) 1658 (DOI: 10.1109\/TCPMT.2017.2779838).","DOI":"10.1109\/TCPMT.2017.2779838"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Ghoneima and Y. Ismail: \u201cOptimum positioning of interleaved repeaters in bidirectional buses,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>24<\/b> (2005) 461 (DOI: 10.1109\/TCAD.2004.842801).","DOI":"10.1109\/TCAD.2004.842801"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C.J. Akl and M.A. Bayoumi: \u201cReducing interconnect delay uncertainty via hybrid polarity repeater insertion,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>16<\/b> (2008) 1230 (DOI: 10.1109\/TVLSI.2008.2000861).","DOI":"10.1109\/TVLSI.2008.2000861"},{"key":"19","unstructured":"[19] D. Chunjie, <i>et al<\/i>.: \u201cForbidden transition free crosstalk avoidance CODEC design,\u201d 2008 45th ACM\/IEEE Design Automation Conference (2008) 986 (DOI: 10.1145\/1391469.1391717)."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] C. Duan, <i>et al<\/i>.: \u201cEfficient on-chip crosstalk avoidance CODEC design,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 551 (DOI: 10.1109\/TVLSI.2008.2005313).","DOI":"10.1109\/TVLSI.2008.2005313"},{"key":"21","unstructured":"[21] S.R. Sridhara, <i>et al<\/i>.: \u201cArea and energy-efficient crosstalk avoidance codes for on-chip buses,\u201d IEEE International Conference on Computer Design: VLSI in Computers &amp; Processors (2004) (DOI: 10.1109\/ICCD.2004.1347891)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] K. Hirose and H. Yasuura: \u201cA bus delay reduction technique considering crosstalk,\u201d Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. no.PR00537) (2000) 441 (DOI: 10.1109\/DATE.2000.840308).","DOI":"10.1145\/343647.343815"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Eze, <i>et al<\/i>.: \u201cStaggered latch bus: a reliable offset switched architecture for long on-chip interconnect,\u201d 2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) (2013) 296 (DOI: 10.1109\/VLSI-SoC.2013.6673296).","DOI":"10.1109\/VLSI-SoC.2013.6673296"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Seo, <i>et al<\/i>.: \u201cA robust edge encoding technique for energy-efficient multi-cycle interconnect,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 264 (DOI: 10.1109\/TVLSI.2009.2032422).","DOI":"10.1109\/TVLSI.2009.2032422"},{"key":"25","unstructured":"[25] M. Khellah, <i>et al<\/i>.: \u201cA skewed repeater bus architecture for on-chip energy reduction in microprocessors,\u201d 2005 International Conference on Computer Design (2005) 253 (DOI: 10.1109\/ICCD.2005.14)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Zhang, <i>et al<\/i>.: \u201cSelected transition time adjustment for tolerating crosstalk effects on network-on-chip interconnects,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1787 (DOI: 10.1109\/TVLSI.2010.2062201).","DOI":"10.1109\/TVLSI.2010.2062201"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] F. Dartu, <i>et al<\/i>.: \u201cPerformance computation for precharacterized CMOS gates with RC loads,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>15<\/b> (1996) 544 (DOI: 10.1109\/43.506141).","DOI":"10.1109\/43.506141"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] F. Dartu and L.T. Pileggi: \u201cCalculating worst-case gate delays due to dominant capacitance coupling,\u201d Proceedings of the 34th Design Automation Conference (1997) 46 (DOI: 10.1109\/DAC.1997.597115).","DOI":"10.1145\/266021.266033"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T. Sato, <i>et al<\/i>.: \u201cBidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>22<\/b> (2003) 560 (DOI: 10.1109\/TCAD.2003.810750).","DOI":"10.1109\/TCAD.2003.810750"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] X. Wu and Z. Yan: \u201cEfficient CODEC designs for crosstalk avoidance codes based on numeral systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 548 (DOI: 10.1109\/TVLSI.2009.2038389).","DOI":"10.1109\/TVLSI.2009.2038389"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20230188\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T04:28:55Z","timestamp":1715315335000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/13\/20_20.20230188\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":30,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230188","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,10]]},"article-number":"20.20230188"}}