{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:30:42Z","timestamp":1763458242909},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,8,10]]},"DOI":"10.1587\/elex.20.20230193","type":"journal-article","created":{"date-parts":[[2023,6,22]],"date-time":"2023-06-22T22:27:21Z","timestamp":1687472841000},"page":"20230193-20230193","source":"Crossref","is-referenced-by-count":1,"title":["High-speed and low-power embedded TEC BCH scheme for ReRAM array"],"prefix":"10.1587","volume":"20","author":[{"given":"Kun","family":"Zhang","sequence":"first","affiliation":[{"name":"State key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haiyang","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Zheng","sequence":"additional","affiliation":[{"name":"State key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[{"name":"State key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[{"name":"State key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"State key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J.M. Portal, <i>et al<\/i>.: \u201cDesign and simulation of a 128kb embedded nonvolatile memory based on a hybrid RRAM (HfO2)\/28nm FDSOI CMOS technology,\u201d IEEE Trans. Nanotechnol. <b>16<\/b> (2017) 677 (DOI: 10.1109\/TNANO.2017.2703985).","DOI":"10.1109\/TNANO.2017.2703985"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L. Lu, <i>et al<\/i>.: \u201cReRAM device and circuit co-design challenges in nano-scale CMOS technology,\u201d IEEE Asia Pacific Conference on Circuits and Systems (2020) 213 (DOI: 10.1109\/APCCAS50809.2020.9301707).","DOI":"10.1109\/APCCAS50809.2020.9301707"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.Y. Chen, <i>et al<\/i>.: \u201cUnderstanding of the endurance failure in scaled HfO<sub>2<\/sub>-based 1T1R RRAM through vacancy mobility degradation,\u201d International Electron Devices Meeting (2012) 20.3.1 (DOI: 10.1109\/IEDM.2012.6479079).","DOI":"10.1109\/IEDM.2012.6479079"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Ambrogio, <i>et al<\/i>.: \u201cData retention statistics and modeling in HfO<sub>2<\/sub> resistive switching memories,\u201d IEEE International Reliability Physics Symposium (2015) MY.7.1 (DOI: 10.1109\/IRPS.2015.7112810).","DOI":"10.1109\/IRPS.2015.7112810"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Li, <i>et al<\/i>.: \u201cShort time high-resistance state instability of TaOx-based RRAM devices,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 32 (DOI: 10.1109\/LED.2016.2630044).","DOI":"10.1109\/LED.2016.2630044"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y.Y. Chen, <i>et al<\/i>.: \u201cPostcycling LRS retention analysis in HfO<sub>2<\/sub>\/Hf RRAM 1T1R device,\u201d IEEE Electron Device Lett. <b>34<\/b> (2013) 626 (DOI: 10.1109\/LED.2013.2251857).","DOI":"10.1109\/LED.2013.2251857"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Niu, <i>et al<\/i>.: \u201cLow power memristor-based ReRAM design with Error Correcting Code,\u201d 17th Asia and South Pacific Design Automation Conference (2012) 79 (DOI: 10.1109\/ASPDAC.2012.6165062).","DOI":"10.1109\/ASPDAC.2012.6165062"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Ishizaka, <i>et al<\/i>.: \u201cArea-efficient and reliable hybrid CMOS\/memristor ECC circuit for ReRAM storage,\u201d 2018 IEEE 27th Asian Test Symposium (2018) 167 (DOI: 10.1109\/ATS.2018.00040).","DOI":"10.1109\/ATS.2018.00040"},{"key":"9","unstructured":"[9] J. Jiang, <i>et al<\/i>.: \u201cAn improved BCH code for crossbar-based resistive RAM,\u201d 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (2016) 1512 (DOI: 10.1109\/ICSICT.2016.7998786)."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Lee and T.H. Han: \u201cReliability optimization of ReRAM architecture using heterogeneous error correcting code scheme,\u201d International SoC Design Conference (2018) 25 (DOI: 10.1109\/ISOCC.2018.8649989).","DOI":"10.1109\/ISOCC.2018.8649989"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C.F. Lee, <i>et al<\/i>.: \u201cA 1.4Mb 40-nm embedded ReRAM macro with 0.07um<sup>2<\/sup> bit cell, 2.7mA\/100MHz low-power read and hybrid write verify for high endurance application,\u201d IEEE Asian Solid-State Circuits Conference (2017) 9 (DOI: 10.1109\/ASSCC.2017.8240203).","DOI":"10.1109\/ASSCC.2017.8240203"},{"key":"12","unstructured":"[12] B.L. Ji, <i>et al<\/i>.: \u201cIn-line-test of variability and bit-error-rate of HfOx-based resistive memory,\u201d IEEE International Memory Workshop (2015) 1 (DOI: 10.1109\/IMW.2015.7150290)."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Fukuyama, <i>et al<\/i>.: \u201cImprovement of endurance and data-retention in 40nm TaOX-based ReRAM by finalize verify,\u201d Non-Volatile Memory Technology Symposium (2018) 1 (DOI: 10.1109\/NVMTS.2018.8603105).","DOI":"10.1109\/NVMTS.2018.8603105"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C.L. Chr, <i>et al<\/i>.: \u201cA low-complexity step-by-step decoding algorithm for binary BCH codes,\u201d IEICE Trans. Fundamentals <b>E88-A<\/b> (2005) 359 (DOI: 10.1093\/ietfec\/E88-A.1.359).","DOI":"10.1093\/ietfec\/E88-A.1.359"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Yeon, <i>et al<\/i>.: \u201cLow-complexity triple-error-correcting parallel BCH decoder,\u201d Journal of Semiconductor Technology and Science <b>13<\/b> (2013) 465 (DOI: 10.5573\/JSTS.2013.13.5.465).","DOI":"10.5573\/JSTS.2013.13.5.465"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S.W. Wei: \u201cOn step-by-step complete decoding triple-error-correcting binary BCH codes,\u201d IEICE Trans. Fundamentals <b>E89-A<\/b> (2006) 3360 (DOI: 10.1093\/ietfec\/e89-a.11.3360).","DOI":"10.1093\/ietfec\/e89-a.11.3360"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S.W. Wei and C.H. Wei: \u201cA high-speed real-time binary BCH decoder,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>3<\/b> (1993) 138 (DOI: 10.1109\/76.212719).","DOI":"10.1109\/76.212719"},{"key":"18","unstructured":"[18] Y.H. Chen, <i>et al<\/i>.: \u201cA fully-parallel step-by-step BCH decoder over composite field for NOR flash memories,\u201d Proceedings of Technical Program of 2012 VLSI Design Automation and Test (2012) 1 (DOI: 10.1109\/VLSI-DAT.2012.6212602)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Choi, <i>et al<\/i>.: \u201cA decoder for short BCH codes with high decoding efficiency and low power for emerging memories,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 387 (DOI: 10.1109\/TVLSI.2018.2877147).","DOI":"10.1109\/TVLSI.2018.2877147"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] P. Rao, <i>et al<\/i>.: \u201cEncoder and adaptive decoder for a (15,6,2) DEC-TED BCH code,\u201d IEEE 17th India Council International Conference (2020) (DOI: 10.1109\/INDICON49873.2020.9342357).","DOI":"10.1109\/INDICON49873.2020.9342357"},{"key":"21","unstructured":"[21] S. Lin and D.J. Costello: <i>Error Control Coding<\/i> (Prentice-Hall, New York, 2004) 2nd ed. 147."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] W. Liu, <i>et al<\/i>.: \u201cLow-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories,\u201d IEEE Workshop on Signal Processing Systems Design and Implementation (2006) 303 (DOI: 10.1109\/SIPS.2006.352599).","DOI":"10.1109\/SIPS.2006.352599"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] X. Zhang and Z. Wang: \u201cA low-complexity three-error-correcting BCH decoder for optical transport network,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>59<\/b> (2012) 663 (DOI: 10.1109\/TCSII.2012.2208678).","DOI":"10.1109\/TCSII.2012.2208678"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Kim, <i>et al<\/i>.: \u201cFast low-complexity triple-error-correcting BCH decoding architecture,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 764 (DOI: 10.1109\/TCSII.2017.2779139).","DOI":"10.1109\/TCSII.2017.2779139"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] P. Jain, <i>et al<\/i>.: \u201c13.2A 3.6Mb 10.1Mb\/mm<sup>2<\/sup> embedded non-volatile ReRAM macro in 22nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5V with sensing time of 5ns at 0.7V,\u201d IEEE International Solid-State Circuits Conference (2019) 212 (DOI: 10.1109\/ISSCC.2019.8662393).","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] C.C. Chou, <i>et al<\/i>.: \u201cAn N40 256K\u00d744 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance,\u201d IEEE International Solid-State Circuits Conference (2018) 478 (DOI: 10.1109\/ISSCC.2018.8310392).","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J.W. Cowles and G.I. Davida: \u201cDecoding of triple-error-correcting b.c.h. codes,\u201d Electronics Letters <b>8<\/b> (1972) 584 (DOI: 10.1049\/el: 19720423).","DOI":"10.1049\/el:19720423"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Zhang and K.K. Parhi: \u201cOn the optimum constructions of composite field for the AES algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 1153 (DOI: 10.1109\/TCSII.2006.882217).","DOI":"10.1109\/TCSII.2006.882217"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] X. Zhang and K.K. Parhi: \u201cFast factorization architecture in soft-decision Reed-Solomon decoding,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 413 (DOI: 10.1109\/TVLSI.2004.842914).","DOI":"10.1109\/TVLSI.2004.842914"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Gregori, <i>et al<\/i>.: \u201cOn-chip error correcting techniques for new-generation flash memories,\u201d Proc. IEEE <b>91<\/b> (2003) 602 (DOI: 10.1109\/JPROC.2003.811709).","DOI":"10.1109\/JPROC.2003.811709"},{"key":"31","unstructured":"[31] J. Freudenberger, <i>et al<\/i>.: \u201cA low-complexity three-error-correcting BCH decoder with applications in concatenated codes,\u201d 12th International ITG Conference on Systems Communications and Coding (2019) 7 (DOI: 10.30420\/454862002)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/15\/20_20.20230193\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:43:17Z","timestamp":1715575397000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/15\/20_20.20230193\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,10]]},"references-count":31,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230193","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8,10]]},"article-number":"20.20230193"}}