{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,29]],"date-time":"2023-10-29T04:40:52Z","timestamp":1698554452641},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,10,25]]},"DOI":"10.1587\/elex.20.20230302","type":"journal-article","created":{"date-parts":[[2023,9,3]],"date-time":"2023-09-03T22:19:58Z","timestamp":1693779598000},"page":"20230302-20230302","source":"Crossref","is-referenced-by-count":0,"title":["A random shifting data weighted averaging algorithm for Nyquist-rate DAC"],"prefix":"10.1587","volume":"20","author":[{"given":"Jun","family":"Yuan","sequence":"first","affiliation":[{"name":"College of Optoelectronic Engineering, Chongqing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liangbo","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Optoelectronic Engineering, Chongqing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U-Fat","family":"Chio","sequence":"additional","affiliation":[{"name":"College of Optoelectronic Engineering, Chongqing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuxin","family":"Wang","sequence":"additional","affiliation":[{"name":"The 24th Research Institute of China Electronics Technology Group Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Wang","sequence":"additional","affiliation":[{"name":"The 24th Research Institute of China Electronics Technology Group Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R.C. McLachlan, <i>et al<\/i>.: \u201cA 20b clockless DAC With sub-ppm INL, 7.5nV\/\u221aHz noise and 0.05ppm\/\u00b0C stability,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3028 (DOI: 10.1109\/JSSC.2013.2278449).","DOI":"10.1109\/JSSC.2013.2278449"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Zeng, <i>et al<\/i>.: \u201cA 15-bit binary-weighted current-steering DAC with ordered element matching,\u201d IEEE CICC (2013) 1 (DOI: 10.1109\/CICC.2013.6658521).","DOI":"10.1109\/CICC.2013.6658521"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Li, <i>et al<\/i>.: \u201cA novel 20-bit R-2R DAC structure based on ordered element matching,\u201d IEEE ISCAS (2015) 1030 (DOI: 10.1109\/ISCAS.2015.7168812).","DOI":"10.1109\/ISCAS.2015.7168812"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Marche, <i>et al<\/i>.: \u201cAn improved switch compensation techni-que for inverted R-2R ladder DACs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1115 (DOI: 10.1109\/TCSI.2008.2008510).","DOI":"10.1109\/TCSI.2008.2008510"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D. Marche, <i>et al<\/i>.: \u201cLaser fine-tuneable deep-submicrometer CMOS 14-bit DAC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 2157 (DOI: 10.1109\/TCSI.2008.920152).","DOI":"10.1109\/TCSI.2008.920152"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.H. Shen, <i>et al<\/i>.: \u201cRandom swapping dynamic element matching technique for glitch energy minimization in current-steering DAC,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 369 (DOI: 10.1109\/TCSII.2010.2043400).","DOI":"10.1109\/TCSII.2010.2043400"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Nguyen: \u201cPractical dynamic element matching techniques for 3-level unit elements,\u201d IEEE CICC (2017) 1 (DOI: 10.1109\/CICC.2017.7993717).","DOI":"10.1109\/CICC.2017.7993717"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A.S. Emara, <i>et al<\/i>.: \u201cAn area-efficient high-resolution segm-ented \u03a3\u0394-DAC for built-in self-test applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 1861 (DOI: 10.1109\/TVLSI.2021.3106014).","DOI":"10.1109\/TVLSI.2021.3106014"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] W. Shi, <i>et al<\/i>.: \u201cA 0.37mm<sup>2<\/sup> 250kHz-BW 95dB-SNDR CTDSM with low-cost 2nd-order vector-quantizer DEM,\u201d IEEE CICC (2022) 1 (DOI: 10.1109\/CICC534 96.2022.9772865).","DOI":"10.1109\/CICC53496.2022.9772865"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Matsuzawa, <i>et al<\/i>.: \u201cSAR+<i>\u0394\u03a3<\/i> ADCs with open-loop integ-rator using dynamic amplifier,\u201d IEICE Electron. Express <b>15<\/b> (2018) 1349 (DOI: 10.1587\/elex.15.20182002).","DOI":"10.1587\/elex.15.20182002"},{"key":"11","unstructured":"[11] S. Saeedi, <i>et al<\/i>.: \u201cA 1-V 400MS\/s 14bit self-calibrated CMOS DAC with enhanced dynamic linearity,\u201d IEEE ISCAS (2004) 349 (DOI: 10.1109\/ISCAS.2004.1328203)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R.E. Radke, <i>et al<\/i>.: \u201cA 14-bit current-mode sigma delta DAC based upon rotated data weighted averaging,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1074 (DOI: 10.1109\/4.859496).","DOI":"10.1109\/4.859496"},{"key":"13","unstructured":"[13] Y.I. Park, <i>et al<\/i>.: \u201cA 16-bit, 5MHz multi-bit sigma-delta ADC using adaptively randomized DWA,\u201d IEEE CICC (2003) 115 (DOI: 10.1109\/CICC.2003.1249372)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Lee, <i>et al<\/i>.: \u201cA 0.8V, 2.6mW, 88dB dual-channel audio delta-sigma D\/A converter with headphone driver,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 916 (DOI: 10.1109\/JSSC.2008.2012362).","DOI":"10.1109\/JSSC.2008.2012362"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J.G. Jo, <i>et al<\/i>.: \u201cA 20-MHz bandwidth continuous-time sigma-delta modulator with jitter immunity improved full clock period SCR (FSCR) DAC and high-speed DWA,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2469 (DOI: 10.1109\/JSSC.2011.2164296).","DOI":"10.1109\/JSSC.2011.2164296"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Su, <i>et al<\/i>.: \u201cA 12bit 1GS\/s dual-rate hybrid DAC with an 8GS\/s unrolled pipeline delta-sigma modulator achieving <i>&gt;<\/i>75dB SFDR over the nyquist band,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 896 (DOI: 10.1109\/JSSC.2014.2385752).","DOI":"10.1109\/JSSC.2014.2385752"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. Han, <i>et al<\/i>.: \u201cSturdy-MASH delta-sigma modulator with noise-shaped integrating quantizer and dual-DAC DWA,\u201d IEEE ISCAS (2015) 1 (DOI: 10.1109\/ISCAS.2015.7168635).","DOI":"10.1109\/ISCAS.2015.7168635"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] X. Di, <i>et al<\/i>.: \u201cA high performance with low harmonic distortion interface circuit of sigma-delta accelerometer,\u201d IEICE Electron. Express <b>13<\/b> (2016) 1349 (DOI: 10.1587\/elex.13.2016 0457).","DOI":"10.1587\/elex.13.20160457"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Su, <i>et al<\/i>.: \u201cA 16b 12GS\/S single\/dual-rate DAC with succ-essive bandpass delta-sigma modulator achieving <i>&lt;<\/i>-67dBc IM3 within DC-to-6GHz tunable passbands,\u201d IEEE ISSCC (2018) 362 (DOI: 10.1109\/ISSCC.2018.8310334).","DOI":"10.1109\/ISSCC.2018.8310334"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Mirzaie, <i>et al<\/i>.: \u201cA 72.4-dB SNDR 92-dB SFDR blocker tolerant CT <i>\u0394\u03a3<\/i> modulator with inherent DWA,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 347 (DOI: 10.1109\/TCSII.2018.2852599).","DOI":"10.1109\/TCSII.2018.2852599"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D.H. Lee, <i>et al<\/i>.: \u201cNyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and Q<sup>N<\/sup> rotated walk switching scheme,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 1264 (DOI: 10.1109\/TCSII.2006.882355).","DOI":"10.1109\/TCSII.2006.882355"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] D.H. Lee, <i>et al<\/i>.: \u201cLow-cost 14-bit current-steering DAC with a randomized thermometer-coding method,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>56<\/b> (2009) 137 (DOI: 10.1109\/TCSII.2008.2011606).","DOI":"10.1109\/TCSII.2008.2011606"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] I. Galton, <i>et al<\/i>.: \u201cA rigorous error analysis of D\/A conversion with dynamic element matching,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>42<\/b> (1995) 763 (DOI: 10.1109\/82.476174).","DOI":"10.1109\/82.476174"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Z. Junlei, <i>et al<\/i>.: \u201cA 14-bit 300MHz pipelined DEM DAC with enhanced dynamic linearity,\u201d Asia Pacific Conference on Post-graduate Research in Microelectronics and Electronics (2010) 85 (DOI: 10.1109\/PRIMEASIA.2010.5604954).","DOI":"10.1109\/PRIMEASIA.2010.5604954"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] R. Liu, <i>et al<\/i>.: \u201cLow-overhead self-healing methodology for current matching in current-steering DAC,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 651 (DOI: 10.1109\/TCSII.2015.2404222).","DOI":"10.1109\/TCSII.2015.2404222"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Tang <i>et al<\/i>.: \u201cA 14bit 200MS\/s DAC with SFDR <i>&gt;<\/i>78dBc, IM3 <i>&lt;<\/i>-83dBc and NSD <i>&lt;<\/i>-163dBm\/Hz across the whole nyquist band enabled by dynamic-mismatch mapping,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1371 (DOI: 10.1109\/JSSC.2011.2126410).","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] X. Tong, <i>et al<\/i>.: \u201cHigh SFDR current-steering DAC with split-ting-and-binary segmented architecture and dynamic-element-matching technique,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4233 (DOI: 10.1109\/TCSII.2022.3188445).","DOI":"10.1109\/TCSII.2022.3188445"},{"key":"28","unstructured":"[28] M. Gustavsson: <i>CMOS Data Converters for Communications<\/i>, ed. M. Ismail (Kluwer, New York, 2002) 116 (DOI: 10.1007\/b117690)."},{"key":"29","unstructured":"[29] Y.H. Lin, <i>et al<\/i>.: \u201cHigh-speed DACs with random multiple data-weighted averaging algorithm,\u201d IEEE ISCAS (2003) 1 (DOI: 10.1109\/ISCAS.2003.1205733)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Neitola, <i>et al<\/i>.: \u201cA generalized data-weighted averaging algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 115 (DOI: 10.1109\/TCSII.2010.204 0313).","DOI":"10.1109\/TCSII.2010.2040313"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] H. Fraz, <i>et al<\/i>.: \u201cPrediction of harmonic distortion in ADCs using dynamic integral non-linearity model,\u201d IEEE Behavioral Modeling and Simulation Workshop (2009) 102 (DOI: 10.1109\/BMAS.2009.5338881).","DOI":"10.1109\/BMAS.2009.5338881"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230302\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T03:22:08Z","timestamp":1698463328000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230302\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,25]]},"references-count":31,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230302","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,25]]},"article-number":"20.20230302"}}