{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T20:08:33Z","timestamp":1780085313950,"version":"3.54.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,10,25]]},"DOI":"10.1587\/elex.20.20230354","type":"journal-article","created":{"date-parts":[[2023,9,20]],"date-time":"2023-09-20T22:45:57Z","timestamp":1695249957000},"page":"20230354-20230354","source":"Crossref","is-referenced-by-count":4,"title":["An enhanced reconfigurable dual-clock FIFO for inter-IP data transmission"],"prefix":"10.1587","volume":"20","author":[{"given":"Shugang","family":"Liu","sequence":"first","affiliation":[{"name":"Hunan University of Science and Technology"},{"name":"Key Laboratory of Intelligent Sensors and Advanced Sensing Materials of Hunan Province, Hunan University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiangtao","family":"Liu","sequence":"additional","affiliation":[{"name":"Hunan University of Science and Technology"},{"name":"Key Laboratory of Intelligent Sensors and Advanced Sensing Materials of Hunan Province, Hunan University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiangguo","family":"Yu","sequence":"additional","affiliation":[{"name":"Huzhou College"},{"name":"Huzhou Key Laboratory for Urban Multidimensional Perception and Intelligent Computing, Huzhou College"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Zhan","sequence":"additional","affiliation":[{"name":"Hunan University of Science and Technology"},{"name":"Key Laboratory of Intelligent Sensors and Advanced Sensing Materials of Hunan Province, Hunan University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N. Karimi, <i>et al.<\/i>: \u201cDetection, diagnosis, and recovery from clock-domain crossing failures in multiclock SoCs,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>32<\/b> (2013) 1395 (DOI: 10.1109\/TCAD.2013.2255127).","DOI":"10.1109\/TCAD.2013.2255127"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage micro-processor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Z. Yu and B.M. Baas: \u201cHigh performance, energy efficiency, and scalability with GALS chip multiprocessors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 66 (DOI: 10.1109\/TVLSI.2008.2001947).","DOI":"10.1109\/TVLSI.2008.2001947"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Teehan, <i>et al.<\/i>: \u201cA survey and taxonomy of GALS design styles,\u201d IEEE Des. Test Comput. <b>24<\/b> (2007) 418 (DOI: 10.1109\/MDT.2007.151).","DOI":"10.1109\/MDT.2007.151"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Dobkin, <i>et al.<\/i>: \u201cHigh rate data synchronization in GALS SoCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1063 (DOI: 10.1109\/TVLSI.2006.884148).","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Ginosar: \u201cMetastability and synchronizers: a tutorial,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 23 (DOI: 10.1109\/MDT.2011.113).","DOI":"10.1109\/MDT.2011.113"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Friedrichs, <i>et al<\/i>.: \u201cMetastability in better-than-worst-case designs,\u201d IEEE Trans. Comput. <b>67<\/b> (2018) 1167 (DOI: 10.1109\/TC.2018.2808185).","DOI":"10.1109\/TC.2018.2808185"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Psarras, <i>et al.<\/i>: \u201cA dual-clock multiple-queue shared buffer,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 1809 (DOI: 10.1109\/TC.2017.2705141).","DOI":"10.1109\/TC.2017.2705141"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] I. Seitanidis, <i>et al.<\/i>: \u201cElastiStore: flexible elastic buffering for virtual-channel-based networks on chip,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 3015 (DOI: 10.1109\/TVLSI.2014.2383442).","DOI":"10.1109\/TVLSI.2014.2383442"},{"key":"10","unstructured":"[10] C.E. Cummings: \u201cSimulation and synthesis techniques for asynchronous FIFO design,\u201d Synopsys Users Group Conference (2002)."},{"key":"11","unstructured":"[11] C.E. Cummings and P. Alfke: \u201cSimulation and synthesis techniques for asynchronous FIFO design with asynchronous pointer comparison,\u201d Synopsys Users Group Conference (2002)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R.W. Apperson, <i>et al.<\/i>: \u201cA scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 1125 (DOI: 10.1109\/TVLSI.2007.903938).","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Rahmani, <i>et al.<\/i>: \u201cDesign and implementation of reconfigurable FIFOs for voltage\/frequency island-based,\u201d Microprocessors and Microsystems <b>37<\/b> (2013) 432 (DOI: 10.1016\/j.micpro.2012.07.003).","DOI":"10.1016\/j.micpro.2012.07.003"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. Konstantinou, <i>et al.<\/i>: \u201cThe mesochronous dual-clock FIFO buffer,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 302 (DOI: 10.1109\/TVLSI.2019.2946348).","DOI":"10.1109\/TVLSI.2019.2946348"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] D. Verbitsky, <i>et al.<\/i>: \u201cStarSync: an extendable standard-cell mesochronous synchronizer,\u201d Integration <b>47<\/b> (2014) 250 (DOI: 10.1016\/j.vlsi.2013.09.003).","DOI":"10.1016\/j.vlsi.2013.09.003"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A.-M. Rahmani, <i>et al.<\/i>: \u201cAn efficient VFI-based NoC architecture using Johnson-encoded reconfigurable FIFOs,\u201d NORCHIP 2010 (2010) 1 (DOI: 10.1109\/NORCHIP.2010.5669474).","DOI":"10.1109\/NORCHIP.2010.5669474"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A.M.S. Abdelhadi and M.R. Greenstreet: \u201cInterleaved architectures for high-throughput synthesizable synchronization FIFOs,\u201d 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2017) 41 (DOI: 10.1109\/ASYNC.2017.20).","DOI":"10.1109\/ASYNC.2017.20"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P. Caputa, <i>et al.<\/i>: \u201cAn on-chip delay- and skew-insensitive multicycle communication scheme,\u201d 2006 IEEE International Solid State Circuits Conference (ISSCC) - Dig. Tech. Papers (2006) 1765 (DOI: 10.1109\/ISSCC.2006.1696233).","DOI":"10.1109\/ISSCC.2006.1696233"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] I. Miro Panades, <i>et al.<\/i>: \u201cBi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures,\u201d First International Symposium on Networks-on-Chip (NOCS\u201907) (2007) 83 (DOI: 10.1109\/NOCS.2007.14).","DOI":"10.1109\/NOCS.2007.14"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] T. Chelcea and S.M. Nowick: \u201cRobust interfaces for mixed-timing systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 857 (DOI: 10.1109\/TVLSI.2004.831476).","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Z. Zhu, <i>et al.<\/i>: \u201cSnake: an asynchronous pipeline for ultra-low-power applications,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190293 (DOI: 10.1587\/elex.16.20190293).","DOI":"10.1587\/elex.16.20190293"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] R. Dobkin, <i>et al.<\/i>: \u201cTwo-phase synchronization with sub-cycle latency,\u201d Integration <b>42<\/b> (2009) 367 (DOI: 10.1016\/j.vlsi.2008.11.006).","DOI":"10.1016\/j.vlsi.2008.11.006"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Singh, <i>et al.<\/i>: \u201cMOUSETRAP: high-speed transition-signaling asynchronous pipelines,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 684 (DOI: 10.1109\/TVLSI.2007.898732).","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Xiao and R. Zhou: \u201cLow latency high throughout circular asynchronous FIFO,\u201d Tsinghua Science and Technology <b>13<\/b> (2008) 812 (DOI: 10.1016\/S1007-0214(08)72205-3).","DOI":"10.1016\/S1007-0214(08)72205-3"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S.M.T. Adl and S. Mohammadi: \u201cA high performance dual clock elastic FIFO network interface for GALS NoC,\u201d Microelectronics Journal <b>76<\/b> (2018) 69 (DOI: 10.1016\/j.mejo.2018.04.014).","DOI":"10.1016\/j.mejo.2018.04.014"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Carmona, <i>et al.<\/i>: \u201cElastic circuits,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>28<\/b> (2009) 1437 (DOI: 10.1109\/TCAD.2009.2030436).","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Nazir, <i>et al.<\/i>: \u201cEvaluating elastic buffer and wormhole flow control,\u201d IEEE Trans. Comput. <b>60<\/b> (2011) 896 (DOI: 10.1109\/TC.2010.243).","DOI":"10.1109\/TC.2010.243"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Abdel-hafeez and A. Gordon-Ross: \u201cReconfigurable FIFO memory circuit for synchronous and asynchronous communication,\u201d International Journal of Circuit Theory and Applications <b>49<\/b> (2021) 938 (DOI: 10.1002\/cta.2921).","DOI":"10.1002\/cta.2921"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T.-T. Nguyen and X.-T. Tran: \u201cA novel asynchronous first-in-first-out adapting to multi-synchronous network-on-chips,\u201d 2014 International Conference on Advanced Technologies for Communications (ATC 2014) (2014) 365 (DOI: 10.1109\/ATC.2014.7043413).","DOI":"10.1109\/ATC.2014.7043413"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Ono and M. Greenstreet: \u201cA modular synchronizing FIFO for NoCs,\u201d 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip (2009) 224 (DOI: 10.1109\/NOCS.2009.5071471).","DOI":"10.1109\/NOCS.2009.5071471"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230354\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:47:32Z","timestamp":1715575652000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230354\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,25]]},"references-count":30,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230354","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,25]]},"article-number":"20.20230354"}}