{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:26:04Z","timestamp":1780050364943,"version":"3.53.1"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,10,10]]},"DOI":"10.1587\/elex.20.20230362","type":"journal-article","created":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T22:51:26Z","timestamp":1692658286000},"page":"20230362-20230362","source":"Crossref","is-referenced-by-count":2,"title":["Design of a variable precision CORDIC coprocessor for RISC-V architecture based on FinFET process"],"prefix":"10.1587","volume":"20","author":[{"given":"Bo","family":"Zhao","sequence":"first","affiliation":[{"name":"EDA center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minghui","family":"Yin","sequence":"additional","affiliation":[{"name":"EDA center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weihua","family":"Zhang","sequence":"additional","affiliation":[{"name":"EDA center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongwei","family":"Liu","sequence":"additional","affiliation":[{"name":"EDA center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiqiang","family":"Li","sequence":"additional","affiliation":[{"name":"EDA center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Fabrication Technologies for Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Sheth: \u201cInternet of things to smart iot through semantic, cognitive, and perceptual computing,\u201d IEEE Intell. Syst. <b>31<\/b> (2016) 108 (DOI: 10.1109\/MIS.2016.34).","DOI":"10.1109\/MIS.2016.34"},{"key":"2","unstructured":"[2] H.B. Amor and C. Bernier: \u201cSoftware-hardware co-design of multi-standard digital baseband processor for IoT,\u201d DATE (2019) (DOI: 10.23919\/DATE.2019.8714963)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W.J. Dally, <i>et al<\/i>.: \u201cDomain-specific hardware accelerators,\u201d Commun. ACM <b>63<\/b> (2020) 48 (DOI: 10.1145\/3361682).","DOI":"10.1145\/3361682"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y.S. Shao and D. Brooks: Research Infrastructures for Hardware Accelerators, Synthesis Lectures on Computer Architecture (Springer Cham, 2015) (DOI: 10.1007\/978-3-031-01750-6).","DOI":"10.1007\/978-3-031-01750-6"},{"key":"5","unstructured":"[5] D. Zhang, <i>et al<\/i>.: \u201cDesign of multithreaded coprocessor IP core for embedded SoC chip,\u201d International Conference on. Electronics Information and Emergency Communication (ICEIEC) (2013) (DOI: 10.1109\/iceiec.2013.6835455)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] E. Manor and S. Greenberg: \u201cEfficient hardware\/software partitioning for heterogeneous embedded systems,\u201d 2018 IEEE International Conference on the Science of Electrical Engineering in Israel (ICSEE) (2018) 1 (DOI: 10.1109\/ICSEE.2018.8646107).","DOI":"10.1109\/ICSEE.2018.8646107"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Yuan, <i>et al<\/i>.: \u201cAudio denoising coprocessor based on RISC-V custom instruction set extension,\u201d Acoustics <b>4<\/b> (2022) 538 (DOI: 10.37394\/23204.2022.21.23).","DOI":"10.3390\/acoustics4030033"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Wu, <i>et al<\/i>.: \u201cA reconfigurable convolutional neural network-accelerated coprocessor based on RISC-V instruction set,\u201d Electronics <b>9<\/b> (2020) 1005 (DOI: 10.3390\/electronics9061005).","DOI":"10.3390\/electronics9061005"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Pan, <i>et al<\/i>.: \u201cA lightweight AES coprocessor based on RISC-V custom instructions,\u201d Security and Communication Networks <b>2021<\/b> (2021) 9355123 (DOI: 10.1155\/2021\/9355123).","DOI":"10.1155\/2021\/9355123"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K.-D. Nguyen, <i>et al<\/i>.: \u201cA CORDIC-based trigonometric hardware accelerator with custom instruction in 32-bit RISC-V system-on-chip,\u201d 2021 IEEE Hot Chips 33 Symposium (HCS) (2021) 1 (DOI: 10.1109\/HCS52781.2021.9567158).","DOI":"10.1109\/HCS52781.2021.9567158"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Porter, <i>et al<\/i>.: \u201cExtending a soft-core RISC-V processor to accelerate CNN inference,\u201d 2019 International Conference on Computational Science and Computational Intelligence (CSCI) (2019) 694 (DOI: 10.1109\/CSCI49370.2019.00130).","DOI":"10.1109\/CSCI49370.2019.00130"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Calicchia, <i>et al<\/i>.: \u201cDigital signal processing accelerator for RISC-V,\u201d 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)(2019) 703 (DOI: 10.1109\/ICECS46596.2019.8964670).","DOI":"10.1109\/ICECS46596.2019.8964670"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H.B. Amor, <i>et al<\/i>.: \u201cA RISC-V ISA extension for ultra-low power IoT wireless signal processing,\u201d IEEE Trans. Comput. <b>71<\/b> (2022) 766 (DOI: 10.1109\/TC.2021.3063027).","DOI":"10.1109\/TC.2021.3063027"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] N.K. Sharma, <i>et al<\/i>.: \u201cA comparative analysis on coordinate rotation digital computer (CORDIC) algorithm and its use on computer vision technology,\u201d 2020 First International Conference on Power, Control and Computing Technologies (ICPC2T)(2020) 106 (DOI: 10.1109\/ICPC2T48082.2020.9071514).","DOI":"10.1109\/ICPC2T48082.2020.9071514"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] L. Vachhani, <i>et al<\/i>.: \u201cEfficient CORDIC algorithms and architectures for low area and high throughput implementation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>56<\/b> (2009) 61 (DOI: 10.1109\/TCSII.2008.2010169).","DOI":"10.1109\/TCSII.2008.2010169"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Zhou, <i>et al<\/i>.: \u201cDynamic configurable floating-point FFT pipelines and hybrid-mode CORDIC on FPGA,\u201d 2008 International Conference on Embedded Software and Systems (2008) 616 (DOI: 10.1109\/ICESS.2008.95).","DOI":"10.1109\/ICESS.2008.95"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H.-T. Nguyen, <i>et al<\/i>.: \u201cA low-power hybrid adaptive CORDIC,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 496 (DOI: 10.1109\/TCSII.2017.2732451).","DOI":"10.1109\/TCSII.2017.2732451"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C.-H. Lin and A.-Y. Wu: \u201cMixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 2385 (DOI: 10.1109\/TCSI.2005.853908).","DOI":"10.1109\/TCSI.2005.853908"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S.S. Oza, <i>et al<\/i>.: \u201cPipelined implementation of high radix adaptive CORDIC as a coprocessor,\u201d 2015 International Conference on Computing and Network Communications (CoCoNet) (2015) 333 (DOI: 10.1109\/CoCoNet.2015.7411207).","DOI":"10.1109\/CoCoNet.2015.7411207"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A.Q. Ansari and M.A. Khan: \u201cRecent trends in low-power VLSI and embedded system,\u201d Recent Advances in Electrical &amp; Electronic Engineering <b>14<\/b> (2021) 375 (DOI: 10.2174\/235209651404210420093624).","DOI":"10.2174\/235209651404210420093624"},{"key":"21","unstructured":"[21] D. Patterson and A. Waterman: <i>The RISC-V Reader: An Open Architecture Atlas<\/i> (Strawberry Canyon, Berkeley, CA, USA, 2017)"},{"key":"22","unstructured":"[22] A. Waterman, <i>et al<\/i>.: \u201cThe RISC-V instruction set manual, volume I: user-level ISA, document version 20191213,\u201d (2019)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D.D. Lee <i>et al<\/i>.: \u201cA VLSI chip set for a multiprocessor workstation. I. An RISC microprocessor with coprocessor interface and support for symbolic processing,\u201d IEEE J. Solid-State Circuits <b>24<\/b> (1989) 1688 (DOI: 10.1109\/4.45007).","DOI":"10.1109\/4.45007"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Meher, <i>et al<\/i>.: \u201c50 years of CORDIC: algorithms, architectures, and applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1893 (DOI: 10.1109\/TCSI.2009.2025803).","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] C.-S. Wu and A.-Y. Wu: \u201cModified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>48<\/b> (2001) 548 (DOI: 10.1109\/82.943326).","DOI":"10.1109\/82.943326"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] K.J. Lin and C.C. Hou: \u201cImplementation of trigonometric custom functions hardware on embedded processor,\u201d 2013 IEEE 2nd Global Conference on Consumer Electronics (GCCE)(2013) 155 (DOI: 10.1109\/GCCE.2013.6664782).","DOI":"10.1109\/GCCE.2013.6664782"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] E. Manor, <i>et al<\/i>.: \u201cCORDIC hardware acceleration using DMA-based ISA extension,\u201d J. Low Power Electron. Appl. <b>12<\/b> (2022) 4 (DOI: 10.3390\/jlpea12010004).","DOI":"10.3390\/jlpea12010004"},{"key":"28","unstructured":"[28] M.S. Loui, <i>et al<\/i>.: \u201cTowards deep learning using TensorFlow lite on RISC-V,\u201d (2019) (DOI: 10.13140\/RG.2.2.30400.89606)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] R. Bansal and A. Karmakar: \u201cEfficient integration of coprocessor in LEON3 processor pipeline for system-on-chip design,\u201d Microprocessors and Microsystems <b>51<\/b> (2017) 56 (DOI: 10.1016\/j.micpro.2017.04.006).","DOI":"10.1016\/j.micpro.2017.04.006"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Wei, <i>et al<\/i>.: \u201cEvaluation of on-chip accelerator performance based on RocketChip,\u201d 2020 IEEE 2nd International Conference on Circuits and Systems (ICCS) (2020) 28 (DOI: 10.1109\/ICCS51219.2020.9336609).","DOI":"10.1109\/ICCS51219.2020.9336609"},{"key":"31","unstructured":"[31] Z. Qi, <i>et al<\/i>.: \u201cCORDIC implementation with parameterizable ASIC\/SoC flow,\u201d Proc. IEEE SoutheastCon 2010 (SoutheastCon) (2010) 13 (DOI: 10.1109\/SECON.2010.5453930)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/19\/20_20.20230362\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:47:13Z","timestamp":1715575633000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/19\/20_20.20230362\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,10]]},"references-count":31,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230362","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,10]]},"article-number":"20.20230362"}}