{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:52:22Z","timestamp":1781193142697,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,10,10]]},"DOI":"10.1587\/elex.20.20230373","type":"journal-article","created":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T22:45:08Z","timestamp":1692917108000},"page":"20230373-20230373","source":"Crossref","is-referenced-by-count":3,"title":["Designing high-speed and energy-efficient dynamic comparators using complementary carbon nanotube field-effect transistors"],"prefix":"10.1587","volume":"20","author":[{"given":"Hao","family":"Ding","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wentao","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A.C. Bodoh and A.A. Sakib: \u201cComparative analysis of CNTFET and CMOS based NCL asynchronous circuits: a study of scaling trends,\u201d 2022 IEEE 13th Annual Ubiquitous Computing, Electronics &amp; Mobile Communication Conference (UEMCON) (2022) 0407 (DOI: 10.1109\/UEMCON54665.2022.9965723).","DOI":"10.1109\/UEMCON54665.2022.9965723"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Chen, <i>et al<\/i>.: \u201cAn ultralow-power 65-nm standard cell library for near\/subthreshold digital circuits,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 676 (DOI: 10.1109\/TVLSI.2022.3151500).","DOI":"10.1109\/TVLSI.2022.3151500"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.S. Ghoreishi, <i>et al<\/i>.: \u201cLow-power ultradeep-submicrometer junctionless carbon nanotube field-effect diode,\u201d IEEE Trans. Electron Devices <b>69<\/b> (2022) 400 (DOI: 10.1109\/TED.2021.3131110).","DOI":"10.1109\/TED.2021.3131110"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] L. Gomez, <i>et al<\/i>.: \u201cElectron transport in strained-silicon directly on insulator ultrathin-body n-MOSFETs with body thickness ranging from 2 to 25nm,\u201d IEEE Electron Device Lett. <b>28<\/b> (2007) 285 (DOI: 10.1109\/LED.2007.891795).","DOI":"10.1109\/LED.2007.891795"},{"key":"5","unstructured":"[5] K. Uchida, <i>et al<\/i>.: \u201cExperimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs--Coulomb scattering, volume inversion, and \/spl delta\/T\/sub SOI\/-induced scattering,\u201d IEEE International Electron Devices Meeting (2003) 33.5.1 (DOI: 10.1109\/IEDM.2003.1269402)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Srimani, <i>et al.<\/i>: \u201c30-nm contacted gate pitch back-gate carbon nanotube FETs for sub3-nm-nodes,\u201d IEEE Trans. Nanotechnol. <b>18<\/b> (2019) 132 (DOI: 10.1109\/TNANO.2018.2888640).","DOI":"10.1109\/TNANO.2018.2888640"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P. Zhang, <i>et al.<\/i>: \u201cPerformance projections for ballistic carbon nanotube FinFET at circuit level,\u201d Nano Res. <b>9<\/b> (2016) 1785 (DOI: 10.1007\/s12274-016-1071-4).","DOI":"10.1007\/s12274-016-1071-4"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Qiu, <i>et al<\/i>.: \u201cScaling carbon nanotube CMOS FETs toward quantum limit,\u201d 2017 IEEE International Electron Devices Meeting (IEDM) (2017) 5.5.1 (DOI: 10.1109\/IEDM.2017.8268334).","DOI":"10.1109\/IEDM.2017.8268334"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] N. Yang, <i>et al.<\/i>: \u201cExploiting carbon nanotube FET and magnetic tunneling junction for near-memory-computing paradigm,\u201d IEEE Trans. Electron Devices <b>68<\/b> (2021) 1975 (DOI: 10.1109\/TED.2021.3059817).","DOI":"10.1109\/TED.2021.3059817"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Shulaker, <i>et al<\/i>.: \u201cThree-dimensional integration of nanotechnologies for computing and data storage on a single chip,\u201d Nature <b>547<\/b> (2017) 74 (DOI: 10.1038\/nature22994).","DOI":"10.1038\/nature22994"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] P.S. Kanhaiya, <i>et al<\/i>.: \u201c1Kbit 6T SRAM arrays in carbon nanotube FET CMOS,\u201d 2019 Symposium on VLSI Technology (2019) T54 (DOI: 10.23919\/VLSIT.2019.8776563).","DOI":"10.23919\/VLSIT.2019.8776563"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Gadgil and C. Vudadha: \u201cDesign of CNTFET-based ternary ALU using 2: 1 multiplexer based approach,\u201d IEEE Trans. Nanotechnol. <b>19<\/b> (2020) 661 (DOI: 10.1109\/TNANO.2020.3018867).","DOI":"10.1109\/TNANO.2020.3018867"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T.F. Wu, <i>et al.<\/i>: \u201cHyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 3183 (DOI: 10.1109\/JSSC.2018.2870560).","DOI":"10.1109\/JSSC.2018.2870560"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Ho, <i>et al.<\/i>: \u201cCarbon nanotube CMOS analog circuitry,\u201d IEEE Trans. Nanotechnol. <b>18<\/b> (2019) 845 (DOI: 10.1109\/TNANO.2019.2902739).","DOI":"10.1109\/TNANO.2019.2902739"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S.S. Mehjabin and A.A. Akib: \u201cExploring the prospect of FinFET and CNTFET in implementation of a two-stage operational amplifier,\u201d 2020 11th International Conference on Electrical and Computer Engineering (ICECE) (2020) 294 (DOI: 10.1109\/ICECE51571.2020.9393044).","DOI":"10.1109\/ICECE51571.2020.9393044"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C.-S. Lee, <i>et al.<\/i>: \u201cA compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime--part I: intrinsic elements,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 3061 (DOI: 10.1109\/TED.2015.2457453).","DOI":"10.1109\/TED.2015.2457453"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C.-S. Lee, <i>et al<\/i>.: \u201cA compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime--part II: extrinsic elements, performance assessment, and design optimization,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 3070 (DOI: 10.1109\/TED.2015.2457424).","DOI":"10.1109\/TED.2015.2457424"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M.T. Nasab, <i>et al<\/i>.: \u201cHigh performance and low power spintronic binarized neural network hardware accelerator,\u201d 2022 30th International Conference on Electrical Engineering (ICEE) (2022) 774 (DOI: 10.1109\/ICEE55646.2022.9827189).","DOI":"10.1109\/ICEE55646.2022.9827189"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Shen, <i>et al.<\/i>: \u201cA ternary memristive logic-in-memory design for fast data scan,\u201d 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA) (2021) 183 (DOI: 10.1109\/ICTA53157.2021.9661630).","DOI":"10.1109\/ICTA53157.2021.9661630"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Amirany, <i>et al<\/i>.: \u201cProcess-in-memory using a magnetic-tunnel-junction synapse and a neuron based on a carbon nanotube field-effect transistor,\u201d IEEE Magn. Lett. <b>10<\/b> (2019) 4511405 (DOI: 10.1109\/LMAG.2019.2958813).","DOI":"10.1109\/LMAG.2019.2958813"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Chen, <i>et al<\/i>.: \u201cCarbon nanotube SRAM in 5-nm technology node design, optimization, and performance evaluation--part I: CNFET transistor optimization,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 432 (DOI: 10.1109\/TVLSI.2022.3146125).","DOI":"10.1109\/TVLSI.2022.3146125"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Z. Li, <i>et al<\/i>.: \u201cA low-power low-noise dynamic comparator with latch-embedding floating amplifier,\u201d 2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)(2020) 39 (DOI: 10.1109\/APCCAS50809.2020.9301705).","DOI":"10.1109\/APCCAS50809.2020.9301705"},{"key":"23","unstructured":"[23] T. Kobayashi, <i>et al<\/i>.: \u201cA current-mode latch sense amplifier and a static power saving input buffer for low-power architecture,\u201d 1992 Symposium on VLSI Circuits Digest of Technical Papers (1992) 28 (DOI: 10.1109\/VLSIC.1992.229252)."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] B. Razavi: \u201cThe StrongARM latch [a circuit for all seasons],\u201d IEEE Solid-State Circuits Mag. <b>7<\/b> (2015) 12 (DOI: 10.1109\/MSSC.2015.2418155).","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] G. Hills, <i>et al.<\/i>: \u201cUnderstanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI,\u201d IEEE Trans. Nanotechnol. <b>17<\/b> (2018) 1259 (DOI: 10.1109\/TNANO.2018.2871841).","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] B. Wicht, <i>et al<\/i>.: \u201cYield and speed optimization of a latch-type voltage sense amplifier,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1148 (DOI: 10.1109\/JSSC.2004.829399).","DOI":"10.1109\/JSSC.2004.829399"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Zheng, <i>et al.<\/i>: \u201cA 68.36dB 12bit 100MS\/s SAR ADC with a low-noise comparator in 14-nm CMOS FinFet,\u201d 2021 IEEE 14th International Conference on ASIC (ASICON) (2021) 1 (DOI: 10.1109\/ASICON52560.2021.9620375).","DOI":"10.1109\/ASICON52560.2021.9620375"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H. Zhuang, <i>et al.<\/i>: \u201cA back-gate-input clocked comparator with improved speed and reduced noise in 22-nm SOI CMOS,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (2021) 1 (DOI: 10.1109\/ISCAS51556.2021.9401638).","DOI":"10.1109\/ISCAS51556.2021.9401638"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y. Cao and C. Zhang: \u201cDesign of high speed dynamic comparator in 28nm CMOS,\u201d 2018 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia) (2018) 1 (DOI: 10.1109\/PRIMEASIA.2018.8597626).","DOI":"10.1109\/PRIMEASIA.2018.8597626"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Deng and H.-S.-P. Wong: \u201cA compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application--part II: full device model and circuit performance benchmarking,\u201d IEEE Trans. Electron Devices <b>54<\/b> (2007) 3195 (DOI: 10.1109\/TED.2007.909043).","DOI":"10.1109\/TED.2007.909043"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] M.M. Hossain and S.N. Biswas: \u201cAnalysis and design of a 32nm FinFET dynamic latch comparator,\u201d 2019 5th International Conference on Advances in Electrical Engineering (ICAEE) (2019) 49 (DOI: 10.1109\/ICAEE48663.2019.8975615).","DOI":"10.1109\/ICAEE48663.2019.8975615"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] H. Mahmoodian, <i>et al<\/i>.: \u201cAn energy-efficient dynamic comparator in carbon nanotube field effect transistor technology for successive approximation register ADC applications,\u201d IET Circuits Devices Syst. <b>16<\/b> (2022) 360 (DOI: 10.1049\/cds2.12112).","DOI":"10.1049\/cds2.12112"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] S. Jogad, <i>et al<\/i>.: \u201cCNTFET based comparators: design, simulation and comparative analysis,\u201d Analog Integr. Circ. Sig. Process. <b>114<\/b> (2023) 265 (DOI: 10.1007\/s10470-022-02119-7).","DOI":"10.1007\/s10470-022-02119-7"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/19\/20_20.20230373\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:47:24Z","timestamp":1715575644000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/19\/20_20.20230373\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,10]]},"references-count":33,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230373","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,10]]},"article-number":"20.20230373"}}