{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T03:29:24Z","timestamp":1768620564443,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,10,25]]},"DOI":"10.1587\/elex.20.20230386","type":"journal-article","created":{"date-parts":[[2023,9,5]],"date-time":"2023-09-05T22:29:43Z","timestamp":1693952983000},"page":"20230386-20230386","source":"Crossref","is-referenced-by-count":2,"title":["4-channel, 224Gb\/s PAM-4 optical transmitter with group delay compensation in 130-nm BiCMOS technology"],"prefix":"10.1587","volume":"20","author":[{"given":"Wentian","family":"Fan","sequence":"first","affiliation":[{"name":"Institute of RF and OE-ICs, Southeast University"}]},{"given":"Yingmei","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of RF and OE-ICs, Southeast University"},{"name":"Purple Mountain Laboratories"}]},{"given":"Jiquan","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of RF and OE-ICs, Southeast University"}]},{"given":"Chao","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of RF and OE-ICs, Southeast University"}]},{"given":"En","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of RF and OE-ICs, Southeast University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Raj, <i>et al.<\/i>: \u201cA 20Gb\/s 0.77pJ\/b VCSEL transmitter with nonlinear equalization in 32nm SOI CMOS,\u201d IEEE Custom Integr. Circuits Conf. (2015) 1 (DOI: 10.1109\/CICC.2015.7338415).","DOI":"10.1109\/CICC.2015.7338415"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H.S. Choi, <i>et al.<\/i>: \u201cA 35Gb\/s 0.65pJ\/b asymmetric push-pull inverter-based VCSEL driver with series inductive peaking in 65nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 1824 (DOI: 10.1109\/TCSII.2018.2870181).","DOI":"10.1109\/TCSII.2018.2870181"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M.M. Khafaji, <i>et al.<\/i>: \u201cA 4\u00d745Gb\/s two-tap FFE VCSEL driver in 14nm FinFET CMOS suitable for burst mode operation,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2686 (DOI: 10.1109\/jssc.2018.2849390).","DOI":"10.1109\/JSSC.2018.2849390"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Chen, <i>et al.<\/i>: \u201c4-channel 35Gbit\/s parallel CMOS LDD,\u201d Electron Lett. <b>51<\/b> (2015) 1 (DOI: 10.1049\/el.2015.0885).","DOI":"10.1049\/el.2015.0885"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Tsunoda, <i>et al.<\/i>: \u201cA 40Gb\/s VCSEL over-driving IC with group-delay-tunable pre-emphasis for optical interconnection,\u201d IEEE Int. Solid State Circuits Conf. (2014) 154 (DOI: 10.1109\/ISSCC.2014.6757379).","DOI":"10.1109\/ISSCC.2014.6757379"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Belfiore, <i>et al.<\/i>: \u201cA 50Gb\/s 190mW asymmetric 3-tap FFE VCSEL driver,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 2422 (DOI: 10.1109\/JSSC.2017.2717918).","DOI":"10.1109\/JSSC.2017.2717918"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Chen, <i>et al.<\/i>: \u201cDesign of low power 4\u00d740Gb\/s laser diode driver for parallel optical transmission systems,\u201d SCI China Inform. Sci. <b>60<\/b> (2017) 1 (DOI: 10.1007\/s11432-016-0372-5).","DOI":"10.1007\/s11432-016-0372-5"},{"key":"8","unstructured":"[8] K.T. Ng, <i>et al.<\/i>: \u201cA 25Gb\/s common-cathode VCSEL driver,\u201d IEEE Compd. Semicond. Integr. Circuit Symp. (2014) 978 (DOI: 10.1109\/CSICS.2014.6978529)."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Hong, <i>et al.<\/i>: \u201cA 10-meter active optical cable utilizing POF with 4\u00d710Gb\/s CMOS transceiver chipsets,\u201d IEEE Photonics J. <b>11<\/b> (2019) 1 (DOI: 10.1109\/JPHOT.2019.2898481).","DOI":"10.1109\/JPHOT.2019.2898481"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Belfiore, <i>et al.<\/i>: \u201cDesign of a 56Gbit\/s four-level pulse amplitude modulation inductor-less vertical-cavity surface-emitting laser driver integrated circuits in 130nm BiCMOS technology,\u201d IET Circ. Device Syst. <b>9<\/b> (2014) 213 (DOI: 10.1049\/iet-cds.2014.0240).","DOI":"10.1049\/iet-cds.2014.0240"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] W. Soenen, <i>et al.<\/i>: \u201c40Gb\/s PAM-4 transmitter IC for long-wavelength VCSEL links,\u201d IEEE Photon. Technol. Lett. <b>27<\/b> (2015) 344 (DOI: 10.1109\/LPT.2014.2372041).","DOI":"10.1109\/LPT.2014.2372041"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] G. Belfiore, <i>et al.<\/i>: \u201c90Gbit\/s 4-level pulse-amplitude-modulation vertical-cavity surface-emitting laser driver integrated circuit in 130nm SiGe technology,\u201d IEEE MTT-S Lat. America Microw. Conf. (2016) 1 (DOI: 10.1109\/LAMC.2016.7851243).","DOI":"10.1109\/LAMC.2016.7851243"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Chen, <i>et al.<\/i>: \u201cAn energy efficient 56Gb\/s PAM-4 VCSEL transmitter enabled by a 100Gb\/s driver in 0.25\u00b5m InP DHBT technology,\u201d J. Lightw. Technol. <b>34<\/b> (2016) 4954 (DOI: 10.1109\/JLT.2016.2600591).","DOI":"10.1109\/JLT.2016.2600591"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Tyagi, <i>et al.<\/i>: \u201cA 50Gb\/s PAM-4 VCSEL transmitter with 2.5-tap nonlinear equalization in 65-nm CMOS,\u201d IEEE Photon. Technol. Lett. <b>30<\/b> (2018) 1246 (DOI: 10.1109\/LPT.2018.2841841).","DOI":"10.1109\/LPT.2018.2841841"},{"key":"15","unstructured":"[15] T.Y. Wu, <i>et al.<\/i>: \u201cDesign of a 25-Gb\/s PAM-4 VCSEL diode driver with an equalizer in 90-nm CMOS technology,\u201d IEEE Int. Symp. Circuits Syst. (2019) 1 (DOI: 10.1109\/ISCAS.2019.8702529)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J.J. Jou, <i>et al.<\/i>: \u201cA 50Gb\/s PAM-4 VCSEL diode driver in 90nm CMOS technology,\u201d Microw. Opt. Techn. Lett. <b>63<\/b> (2021) 1682 (DOI: 10.1002\/mop.32790).","DOI":"10.1002\/mop.32790"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] P.J. Peng, <i>et al.<\/i>: \u201cA 56-Gb\/s PAM-4 optical transceiver with nonlinear FFE for VCSEL driver in 40nm CMOS,\u201d IEEE Asian Solid-State Circuits Conf. (2021) 1 (DOI: 10.1109\/A-SSCC53895.2021.9634783).","DOI":"10.1109\/A-SSCC53895.2021.9634783"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. Bae, <i>et al.<\/i>: \u201cA 7.6mW, 414fs RMS-jitter 10GHz phase-locked loop for a 40Gb\/s serial link transmitter based on a two-stage ring oscillator in 65nm CMOS,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2357 (DOI: 10.1109\/JSSC.2016.2579159).","DOI":"10.1109\/JSSC.2016.2579159"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] U. Hecht, <i>et al.<\/i>: \u201cNon-linear PAM-4 VCSEL equalization and 22nm SOI CMOS DAC for 112Gbit\/s data transmission,\u201d German Microw. Conf. (2019) 115 (DOI: 10.23919\/GEMIC.2019.8698167).","DOI":"10.23919\/GEMIC.2019.8698167"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Galal and B. Razavi: \u201cBroadband ESD protection circuits in CMOS technology,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 2334 (DOI: 10.1109\/JSSC.2003.818568).","DOI":"10.1109\/JSSC.2003.818568"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D. Lu, <i>et al.<\/i>: \u201c100Gb\/s PAM-4 VCSEL driver and TIA for short-reach 400G-1.6T optical interconnects,\u201d 2021 IEEE Aisa Pac. Conf. Circuits Syst. (2021) 253 (DOI: 10.1109\/APCCAS51387.2021.9687808).","DOI":"10.1109\/APCCAS51387.2021.9687808"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Hwang, <i>et al.<\/i>: \u201cA 64Gb\/s 2.29pJ\/b PAM-4 VCSEL transmitter with 3-tap asymmetric FFE in 65nm CMOS,\u201d IEEE Symp. VLSI Circuits (2019) 268 (DOI: 10.23919\/VLSIC.2019.8777952).","DOI":"10.23919\/VLSIC.2019.8777952"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. He, <i>et al.<\/i>: \u201cDesign of a PAM-4 VCSEL-based transceiver front-end for beyond-400G short-reach optical interconnects,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 4345 (DOI: 10.1109\/TCSI.2022.3179678).","DOI":"10.1109\/TCSI.2022.3179678"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] W. Bae, <i>et al.<\/i>: \u201cA 0.36pJ\/bit, 0.025mm<sup>2<\/sup>, 12.5Gb\/s forwarded-clock receiver with a stuck-free delay-locked loop and a half-bit delay line in 65-nm CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1393 (DOI: 10.1109\/TCSI.2016.2578960).","DOI":"10.1109\/TCSI.2016.2578960"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] W. Bae, <i>et al.<\/i>: \u201cUse of phase delay analysis for evaluating wideband circuits: An alternative to group delay analysis,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 3543 (DOI: 10.1109\/TVLSI.2017.2747157).","DOI":"10.1109\/TVLSI.2017.2747157"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] E. S\u00e4ckinger: <i>Analysis and Design of Transimpedance Amplifiers for Optical Receivers<\/i> (John Wiley &amp; Sons, 2017) (DOI: 10.1002\/9781119264422).","DOI":"10.1002\/9781119264422"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J. Kim and J.F. Buckwalter: \u201cBandwidth enhancement with low group-delay variation for a 40-Gb\/s transimpedance amplifier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 1964 (DOI: 10.1109\/TCSI.2010.2041502).","DOI":"10.1109\/TCSI.2010.2041502"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A. Kern, <i>et al.<\/i>: \u201cMonolithic VCSEL-PIN photodiode integration for bidirectional optical data transmission,\u201d IEEE J. Sel. Topics Quantum Electron. <b>19<\/b> (2013) 6100313 (DOI: 10.1109\/JSTQE.2013.2245102).","DOI":"10.1109\/JSTQE.2013.2245102"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C.V. Vangerow, <i>et al.<\/i>: \u201cBroadband variable gain amplifier with low group delay variation,\u201d IEEE Top. Meet. Silicon Monolith. Integr. Circuits RF Syst. (2018) 23 (DOI: 10.1109\/SIRF.2018.8304219).","DOI":"10.1109\/SIRF.2018.8304219"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] B. Sewiolo, <i>et al.<\/i>: \u2018A 30GHz variable gain amplifier with high output voltage swing for ultra-wideband radar,\u201d IEEE Microw. Wireless Compon. Lett. <b>19<\/b> (2009) 590 (DOI: 10.1109\/LMWC.2009.2027094).","DOI":"10.1109\/LMWC.2009.2027094"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230386\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:47:47Z","timestamp":1715575667000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/20\/20_20.20230386\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,25]]},"references-count":30,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230386","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,25]]},"article-number":"20.20230386"}}