{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T08:12:51Z","timestamp":1768032771028,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2023,12,10]]},"DOI":"10.1587\/elex.20.20230446","type":"journal-article","created":{"date-parts":[[2023,10,18]],"date-time":"2023-10-18T22:31:01Z","timestamp":1697668261000},"page":"20230446-20230446","source":"Crossref","is-referenced-by-count":3,"title":["A novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application"],"prefix":"10.1587","volume":"20","author":[{"given":"Ang","family":"Yuan","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Huidong","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Fojtik, <i>et al<\/i>.: \u201cA millimeter-scale energy-autonomous sensor system with stacked battery and solar cells,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 801 (DOI: 10.1109\/JSSC.2012.2233352).","DOI":"10.1109\/JSSC.2012.2233352"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Numata, <i>et al.<\/i>: \u201cCircuit simulation model for ultimately-scaled ballistic nanowire MOSFETs,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20120906 (DOI: 10.1587\/elex.10.2012090).","DOI":"10.1587\/elex.10.20120906"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] G. Lallement, <i>et al<\/i>.: \u201cA 2.7pJ\/cycle 16MHz, 0.7\u00b5W deep sleep power ARM Cortex-M0+ core SoC in 28nm FD-SOI,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2088 (DOI: 10.1109\/JSSC.2018.2821167).","DOI":"10.1109\/JSSC.2018.2821167"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] L. Lin, <i>et al<\/i>.: \u201cA 595pW 14pJ\/Cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing,\u201d 2018 IEEE International Solid-State Circuits Conference (ISSCC) (2018) 44 (DOI: 10.1109\/ISSCC.2018.8310175).","DOI":"10.1109\/ISSCC.2018.8310175"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Zhang, <i>et al<\/i>.: \u201ciRazor: Current-based error detection and correction scheme for PVT variation in 40-nm ARM Cortex-R4 processor,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 619 (DOI: 10.1109\/JSSC.2017.2749423).","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Montanaro, <i>et al<\/i>.: \u201cA 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1703 (DOI: 10.1109\/JSSC.1996.542315).","DOI":"10.1109\/JSSC.1996.542315"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Kim, <i>et al<\/i>.: \u201c27.8A static contention-free single-phase-clocked 24T flip-flop in 45nm for low-power applications,\u201d 2014 IEEE International Solid-State Circuits Conference Dig. Tech. Papers (ISSCC) (2014) 466 (DOI: 10.1109\/ISSCC.2014.6757516).","DOI":"10.1109\/ISSCC.2014.6757516"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Kawai, <i>et al<\/i>.: \u201cA fully static topologically-compressed 21-transistor flip-flop with 75% power saving,\u201d 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) (2013) 117 (DOI: 10.1109\/ASSCC.2013.6690996).","DOI":"10.1109\/ASSCC.2013.6690996"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] F. Stas and D. Bol: \u201cA 0.4-V 0.66-fJ\/Cycle retentive true-single-phase-clock 18T flip-flop in 28-nm fully-depleted SOI CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 935 (DOI: 10.1109\/TCSI.2017.2763423).","DOI":"10.1109\/TCSI.2017.2763423"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Cai, <i>et al<\/i>.: \u201cUltra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 550 (DOI: 10.1109\/JSSC.2018.2875089).","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M.-Y. Tsai, <i>et al<\/i>.: \u201cAn ultra-low-power true single-phase clocking flip-flop with improved hold time variation using logic structure reduction scheme,\u201d 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (2018) 1 (DOI: 10.1109\/ISCAS.2018.8350985).","DOI":"10.1109\/ISCAS.2018.8350985"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] G. Shin, <i>et al<\/i>.: \u201cA differential flip-flop with static contention-free characteristics in 28nm for low-voltage, low-power applications,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1496 (DOI: 10.1109\/JSSC.2022.3219091).","DOI":"10.1109\/JSSC.2022.3219091"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C.K. Teh, <i>et al<\/i>.: \u201cA 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS,\u201d 2011 IEEE International Solid-State Circuits Conference (2011) 338 (DOI: 10.1109\/ISSCC.2011.5746344).","DOI":"10.1109\/ISSCC.2011.5746344"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Nikolic, <i>et al<\/i>.: \u201cImproved sense-amplifier-based flip-flop: design and measurements,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 876 (DOI: 10.1109\/4.845191).","DOI":"10.1109\/4.845191"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J.-C. Kim, <i>et al<\/i>.: \u201cCMOS sense amplifier-based flip-flop with two N-(CMOS)-M-2 output latches,\u201d Electronics Letters <b>36<\/b> (2000) 498 (DOI: 10.1049\/el: 20000409).","DOI":"10.1049\/el:20000409"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Jeong, <i>et al<\/i>.: \u201cSense-amplifier-based flip-flop with transition completion detection for low-voltage operation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 609 (DOI: 10.1109\/TVLSI.2017.2777788).","DOI":"10.1109\/TVLSI.2017.2777788"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A.G.M. Strollo, <i>et al<\/i>.: \u201cA novel high-speed sense-amplifier-based flip-flop,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 1266 (DOI: 10.1109\/TVLSI.2005.859586).","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"18","unstructured":"[18] H. Zhang and P. Mazumder: \u201cDesign of a new sense amplifier flip-flop with improved power-delay-product,\u201d 2005 IEEE International Symposium on Circuits and Systems (ISCAS)<b>2<\/b> (2005) 1262 (DOI: 10.1109\/ISCAS.2005.1464824)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Jeong, <i>et al<\/i>.: \u201cSelf-timed pulsed latch for low-voltage operation with reduced hold time,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 2304 (DOI: 10.1109\/JSSC.2019.2907774).","DOI":"10.1109\/JSSC.2019.2907774"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Pandey, <i>et al<\/i>.: \u201cA sense-amplifier based flip-flop with symmetric latch design,\u201d 2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE) (2019) 196 (DOI: 10.1109\/WITCONECE48374.2019.9092898).","DOI":"10.1109\/WITCONECE48374.2019.9092898"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Kumari, <i>et al<\/i>.: \u201cAnalysis and implementation of a low power sense amplifier based flip flop with symmetric latch design,\u201d 2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT) (2022) 1 (DOI: 10.1109\/GCAT55367.2022.9972071).","DOI":"10.1109\/GCAT55367.2022.9972071"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] F. Moradi, <i>et al<\/i>.: \u201cData-dependant sense-amplifier flip-flop for low power applications,\u201d IEEE Custom Integrated Circuits Conference 2010 (2010) 1 (DOI: 10.1109\/CICC.2010.5617468).","DOI":"10.1109\/CICC.2010.5617468"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T. Sharma: \u201cDesigning of low power clocking scheme based energy revival sense amplifier flip-flop,\u201d 2021 6th International Conference on Signal Processing, Computing and Control (ISPCC) (2021) 528 (DOI: 10.1109\/ISPCC53510.2021.9609458).","DOI":"10.1109\/ISPCC53510.2021.9609458"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M.G. Sushmita and K.B. Sowmya: \u201cEvaluation of sense amplifier flip-flop with completion detection signal,\u201d 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA) (2019) 1157 (DOI: 10.1109\/ICECA.2019.8821916).","DOI":"10.1109\/ICECA.2019.8821916"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] D. Anoop, <i>et al<\/i>.: \u201cHigh performance sense amplifier based flip flop for driver applications,\u201d 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS) (2017) 129 (DOI: 10.1109\/iNIS.2017.35).","DOI":"10.1109\/iNIS.2017.35"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R. Ahmadi: \u201cA low power sense amplifier flip-flop with balanced rise\/fall delay,\u201d 2006 13th IEEE International Conference on Electronics, Circuits and Systems (2006) 1292 (DOI: 10.1109\/ICECS.2006.379718).","DOI":"10.1109\/ICECS.2006.379718"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Jiang, <i>et al<\/i>.: \u201cSingle-event performance of sense-amplifier based flip-flop design in a 16-nm bulk FinFET CMOS process,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b>(2017) 477 (DOI: 10.1109\/TNS.2016.2636865).","DOI":"10.1109\/TNS.2016.2636865"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H.-Y. Lee and Y.-C. Jang: \u201cA true single-phase clocked flip-flop with leakage current compensation,\u201d IEICE Electron. Express <b>9<\/b> (2012) 1807 (DOI: 0.1587\/elex.9.1807).","DOI":"10.1587\/elex.9.1807"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Wu, <i>et al<\/i>.: \u201cA low power consumption and cost-efficient SEU-tolerant pulse-triggered flip-flop design,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210312 (DOI: 10.1587\/elex.18.20210312).","DOI":"10.1587\/elex.18.20210312"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Lee, <i>et al<\/i>.: \u201cA fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications,\u201d IEEE Access <b>8<\/b> (2020) 40232 (DOI: 10.1109\/ACCESS.2020.2976773).","DOI":"10.1109\/ACCESS.2020.2976773"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] A.K. Mishra, <i>et al<\/i>.: \u201cA partially static high frequency 18T hybrid topological flip-flop design for low power application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs<b>69<\/b> (2022) 1592 (DOI: 10.1109\/TCSII.2021.3107684).","DOI":"10.1109\/TCSII.2021.3107684"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/23\/20_20.20230446\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:48:27Z","timestamp":1715575707000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/20\/23\/20_20.20230446\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,10]]},"references-count":31,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230446","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,10]]},"article-number":"20.20230446"}}