{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T04:17:07Z","timestamp":1746850627375},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,1,25]]},"DOI":"10.1587\/elex.20.20230497","type":"journal-article","created":{"date-parts":[[2023,12,3]],"date-time":"2023-12-03T22:15:10Z","timestamp":1701641710000},"page":"20230497-20230497","source":"Crossref","is-referenced-by-count":1,"title":["A 353pW, 0.014%\/V line sensitivity self-biased CMOS voltage reference with source degeneration active load"],"prefix":"10.1587","volume":"21","author":[{"given":"Kai","family":"Yu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingran","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Information Engineering, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sizhen","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Mu, <i>et al<\/i>.: \u201cA 58-ppm\/\u00b0C 40-nW BGR at supply from 0.5V for energy harvesting IoT devices,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2016) 752 (DOI: 10.1109\/TCSII.2016.2602875).","DOI":"10.1109\/TCSII.2016.2602875"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] G. Pan, <i>et al<\/i>.: \u201cA 1.8V 0.918ppm\/\u00b0C CMOS bandgap voltage reference with curvature-compensated,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190616 (DOI: 10.1587\/elex.16.20190616).","DOI":"10.1587\/elex.16.20190616"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C.-W. U, <i>et al<\/i>.: \u201cA 0.5-V supply, 36nW bandgap reference with 42ppm\/\u00b0C average temperature coefficient within -40\u00b0C to 120\u00b0C,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 3656 (DOI: 10.1109\/TCSI.2020.3010998).","DOI":"10.1109\/TCSI.2020.3010998"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Zhang, <i>et al<\/i>.: \u201cA 1.2-V 2.18-ppm\/\u00b0C curvature-compensated CMOS bandgap reference,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210162 (DOI: 10.1587\/elex.18.20210162).","DOI":"10.1587\/elex.18.20210162"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Hu, <i>et al<\/i>.: \u201cA 1.8-nW sub-1-V self-biased sub-bandgap reference for low-power systems,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210204 (DOI: 10.1587\/elex.18.20210204).","DOI":"10.1587\/elex.18.20210204"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Huang, <i>et al<\/i>.: \u201cA sub-200nW all-in-one bandgap voltage and current reference without amplifiers,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2020) 121 (DOI: 10.1109\/TCSII.2020.3007195).","DOI":"10.1109\/TCSII.2020.3007195"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Wang, <i>et al<\/i>.: \u201cAn 18-nA ultra-low-current resistor-less bandgap reference for 2.8V-4.5V high voltage supply Li-ion-batterybased LSIs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 2382 (DOI: 10.1109\/TCSII.2020.2965539).","DOI":"10.1109\/TCSII.2020.2965539"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Meng, <i>et al<\/i>.: \u201cA -80dB PSRR 1.166ppm\u00b0C bandgap voltage reference with improved high-order temperature compensation,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230278 (DOI: 10.1587\/elex.20.20230278).","DOI":"10.1587\/elex.20.20230278"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] I. Lee, <i>et al<\/i>.: \u201cA subthreshold voltage reference with scalable output voltage for low-power IoT systems,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1443 (DOI: 10.1109\/JSSC.2017.2654326).","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Zeng, <i>et al<\/i>.: \u201cUltra-low-power, high PSRR CMOS voltage reference with negative feedback,\u201d IET Circuits Devices &amp; Systems <b>11<\/b> (2017) 535 (DOI: 10.1049\/iet-cds.2016.0452).","DOI":"10.1049\/iet-cds.2016.0452"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Xu, <i>et al<\/i>.: \u201c98pA, 0.17ppmV, -72dB@100Hz voltage reference for Internet-of-Things systems,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180965 (DOI: 10.1587\/elex.15.20180965).","DOI":"10.1587\/elex.15.20180965"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Z. Cai and C. Chen: \u201cA 0.6V temperature-stable CMOS voltage reference circuit with sub-threshold voltage compensation technique,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180760 (DOI: 10.1587\/elex.15.20180760).","DOI":"10.1587\/elex.15.20180760"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Xu, <i>et al<\/i>.: \u201cA 2.1-ppm\/\u00b0C all-MOSFET voltage reference with a 1.2-V supply voltage,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180922 (DOI: 10.1587\/elex.15.20180922).","DOI":"10.1587\/elex.15.20180922"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Liu, <i>et al<\/i>.: \u201cPicowatt 0.5V supply with 3ppm\u00b0C CMOS voltage reference for energy harvesting system,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180372 (DOI: 10.1587\/elex.15.20180372).","DOI":"10.1587\/elex.15.20180372"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Ji, <i>et al<\/i>.: \u201c18.8A 192pW hybrid bandgap-Vth reference with process dependence compensated by a dimension-Induced side-effect,\u201d ISSCC Dig. Tech. Papers (2019) 308 (DOI: 10.1109\/ISSCC.2019.8662538).","DOI":"10.1109\/ISSCC.2019.8662538"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C. Huang, <i>et al<\/i>.: \u201cA 4.2nW and 18ppm\/\u00b0C temperature coefficient leakage-based square root compensation (LSRC) CMOS voltage reference,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 728 (DOI: 10.1109\/TCSII.2019.2908284).","DOI":"10.1109\/TCSII.2019.2908284"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. Shao, <i>et al<\/i>.: \u201cA 1.8-nW, -73<i>.<\/i>5-dB PSRR, 0.2-ms startup CMOS voltage reference,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2020) 1795 (DOI: 10.1109\/JSSC.2020.3028506).","DOI":"10.1109\/JSSC.2020.3028506"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Yu, <i>et al<\/i>.: \u201cA 23-pW NMOS-only voltage reference with optimum body selection for process compensation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4213 (DOI: 10.1109\/TCSII.2022.3188451).","DOI":"10.1109\/TCSII.2022.3188451"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L. Magnelli, <i>et al<\/i>.: \u201cA 2.6nW, 0.45V temperature-compensated subthreshold CMOS voltage reference,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 465 (DOI: 10.1109\/JSSC.2010.2092997).","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y. Chen, <i>et al<\/i>.: \u201cA 42nA IQ, 1.5-6V VIN, self-regulated CMOS voltage reference with -93dB PSR at 10Hz for energy harvesting systems,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 6357 (DOI: 10.1109\/TCSII.2021.3058716).","DOI":"10.1109\/TCSII.2021.3058716"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D. Albano, <i>et al<\/i>.: \u201cA sub-<i><b>kT<\/b>\/<b>q<\/b><\/i> voltage reference operating at 150mV,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1547 (DOI: 10.1109\/TVLSI.2014.2340576).","DOI":"10.1109\/TVLSI.2014.2340576"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A.C. de Oliveira, <i>et al<\/i>.: \u201cA 0.12-0.4V, versatile 3-transistor CMOS voltage reference for ultra-low power systems,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 3790 (DOI: 10.1109\/TCSI.2018.2859341).","DOI":"10.1109\/TCSI.2018.2859341"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Lin, <i>et al<\/i>.: \u201cA 1-nW ultra-low voltage subthreshold CMOS voltage reference with 0.0154%\/V line sensitivity,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 1653 (DOI: 10.1109\/TCSII.2019.2920693).","DOI":"10.1109\/TCSII.2019.2920693"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Qiao, <i>et al<\/i>.: \u201cA -40\u00b0C to 140\u00b0C picowatt CMOS voltage reference with 0.25-V power supply,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 3118 (DOI: 10.1109\/TCSII.2021.3088157).","DOI":"10.1109\/TCSII.2021.3088157"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A.C. de Oliveira, <i>et al<\/i>.: \u201cPicowatt, 0.45-0.6V self-biased subthreshold CMOS voltage reference,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 3036 (DOI: 10.1109\/TCSI.2017.2754644).","DOI":"10.1109\/TCSI.2017.2754644"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Wang, <i>et al<\/i>.: \u201cA 0.5V, 650pW, 0.031%\/V line regulation subthreshold voltage reference,\u201d IEEE 44th Eur. Solid State Circuits Conf. (2018) 82 (DOI: 10.1109\/ESSCIRC.2018.8494332).","DOI":"10.1109\/ESSCIRC.2018.8494332"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Wang and C. Zhan: \u201cA 0.7-V 28-nW CMOS subthreshold voltage and current reference in one simple circuit,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 3457 (DOI: 10.1109\/TCSI.2019.2927240).","DOI":"10.1109\/TCSI.2019.2927240"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Wang, <i>et al<\/i>.: \u201cA 48pW, 0.34V, 0.019%\/V line sensitivity self-biased subthreshold voltage reference with DIBL effect compensation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 611 (DOI: 10.1109\/TCSI.2019.2946680).","DOI":"10.1109\/TCSI.2019.2946680"},{"key":"29","unstructured":"[29] B. Razavi: <i>Design of Analog CMOS Integrated Circuits<\/i> (McGraw-Hill, USA, 2001) 23."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Agarwal, <i>et al<\/i>.: \u201cA 9.5nW, 0.55V supply, CMOS current reference for low power biomedical applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 3650 (DOI: 10.1109\/TCSII.2022.3183146).","DOI":"10.1109\/TCSII.2022.3183146"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/2\/21_20.20230497\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,27]],"date-time":"2024-01-27T03:16:59Z","timestamp":1706325419000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/2\/21_20.20230497\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230497","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,25]]},"article-number":"20.20230497"}}