{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:51:30Z","timestamp":1761396690630},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,1,25]]},"DOI":"10.1587\/elex.20.20230544","type":"journal-article","created":{"date-parts":[[2023,12,10]],"date-time":"2023-12-10T22:11:30Z","timestamp":1702246290000},"page":"20230544-20230544","source":"Crossref","is-referenced-by-count":2,"title":["Comparator noise extraction and compensation technique for accuracy enhancement in 16 bit SAR ADC"],"prefix":"10.1587","volume":"21","author":[{"given":"Panpan","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Microelectronics and Communication Engineering, Chongqing University"},{"name":"Shenzhen State Micro Electronics Co., Ltd."}]},{"given":"Wenjiang","family":"Feng","sequence":"additional","affiliation":[{"name":"College of Microelectronics and Communication Engineering, Chongqing University"}]},{"given":"Peng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Shenzhen State Micro Electronics Co., Ltd."}]},{"given":"Yang","family":"Song","sequence":"additional","affiliation":[{"name":"Shenzhen State Micro Electronics Co., Ltd."}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y. Kuramochi, <i>et al<\/i>.: \u201cA 0.05-mm<sup>2<\/sup> 110-\u00b5W 10-b self-calibrating successive approximation ADC core in 0.18-\u00b5m CMOS,\u201d IEEE Asian Solid-State Circuits Conf. (A-SSCC) Tech. Papers (2007) 224 (DOI: 10.1109\/asscc.2007.4425771)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] W. Liu, <i>et al<\/i>.: \u201cA 12-bit, 45-MS\/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2661 (DOI: 10.1109\/jssc.2011.2163556).","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H. Li, <i>et al<\/i>.: \u201cA signal-independent background-calibrating 20b 1MS\/S SAR ADC with 0.3ppm INL,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers(2018) 242 (DOI: 10.1109\/isscc.2018.8310274).","DOI":"10.1109\/ISSCC.2018.8310274"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H.-Y. Tai, <i>et al<\/i>.: \u201cA 3.2fJ\/c.-s. 0.35V 10b 100kS\/s SAR ADC in 90nm CMOS,\u201d Proc. IEEE Symp. VLSI Circuits (2012) 92 (DOI: 10.1109\/vlsic.2012.6243805).","DOI":"10.1109\/VLSIC.2012.6243805"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Bannon, <i>et al<\/i>.: \u201cAn 18 b 5MS\/s SAR ADC with 100.2dB dynamic range,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers (2014) 33 (DOI: 10.1109\/vlsic.2014.6858371).","DOI":"10.1109\/VLSIC.2014.6858371"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Ahmadi and W. Namgoong: \u201cA 3.3fJ\/conversion-step 250kS\/s 10b SAR ADC using optimized vote allocation,\u201d Proc. IEEE Custom Integr. Circuits Conf. (2013) 1 (DOI: 10.1109\/cicc.2013.6658425).","DOI":"10.1109\/CICC.2013.6658425"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Morie, <i>et al<\/i>.: \u201cA 71dB-SNDR 50MS\/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise,\u201d IEEE ISSCC Dig. Tech. Papers (2013) 272 (DOI: 10.1109\/isscc.2013.6487731).","DOI":"10.1109\/ISSCC.2013.6487731"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Shikata, <i>et al<\/i>.: \u201cA 0.5V 1.1MS\/sec 6.3fJ\/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1022 (DOI: 10.1109\/jssc.2012.2185352).","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Maddox, <i>et al<\/i>.: \u201cA 16bit linear passive-charge-sharing SAR ADC in 55nm CMOS,\u201d IEEE Asian Solid-State Circuits Conf. (A-SSCC) Tech. Papers (2016) 153 (DOI: 10.1109\/asscc.2016.7844158).","DOI":"10.1109\/ASSCC.2016.7844158"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Bannon, <i>et al<\/i>.: \u201cAn 18 b 5MS\/s SAR ADC with 100.2dB dynamic range,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers (2014) 33 (DOI: 10.1109\/vlsic.2014.6858371).","DOI":"10.1109\/VLSIC.2014.6858371"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] P. Zhang, <i>et al<\/i>.: \u201cA 16-bit 1-MS\/s pseudo-differential SAR ADC with digital calibration and DNL enhancement achieving 92dB SNDR,\u201d IEEE Access <b>7<\/b> (2019) 119166 (DOI: 10.1109\/access.2019.2937384).","DOI":"10.1109\/ACCESS.2019.2937384"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. van Elzakker, <i>et al<\/i>.: \u201cA 1.9W 4.4fJ\/conversion-step 10b 1MS\/s charge-redistribution ADC,\u201d IEEE ISSCC Dig. Tech. Papers (2008) 244 (DOI: 10.1109\/isscc.2008.4523148).","DOI":"10.1109\/ISSCC.2008.4523148"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] P. Harpe, <i>et al<\/i>.: \u201cAn oversampled 12\/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR,\u201d IEEE ISSCC Dig. Tech. Papers (2014) 194 (DOI: 10.1109\/isscc.2014.6757396).","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"14","unstructured":"[14] S. Janakiraman: U.S. Patent 6894627 (2005)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T. Miki, <i>et al<\/i>.: \u201cA 4.2mW 50MS\/s 13bit CMOS SAR ADC with SNR and SFDR enhancement techniques,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1372 (DOI: 10.1109\/jssc.2015.2417803).","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M. Ahmadi and W. Namgoong: \u201cA 3.3fJ\/conversion-step 250kS\/s 10b SAR ADC using optimized vote allocation,\u201d Proc. IEEE Custom Integr. Circuits Conf. (2013) 1 (DOI: 10.1109\/cicc.2013.6658425).","DOI":"10.1109\/CICC.2013.6658425"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] P. Harpe, <i>et al<\/i>.: \u201cA 10b\/12b 40kS\/s SAR ADC with data-driven noise reduction achieving up to 10.1b ENOB at 2.2fJ\/conversion-step,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3011 (DOI: 10.1109\/jssc.2013.2278471).","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Shen, <i>et al<\/i>.: \u201cA 16-bit 16MS\/s SAR ADC with on-chip calibration in 55nm CMOS,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers (2017) 282 (DOI: 10.1109\/jssc.2017.2784761).","DOI":"10.23919\/VLSIC.2017.8008509"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H.-S. Lee, <i>et al<\/i>.: \u201cA self-calibrating 15bit CMOS A\/D converter,\u201d IEEE J. Solid-State Circuits <b>19<\/b> (1984) 813 (DOI: 10.1109\/jssc.1984.1052231).","DOI":"10.1109\/JSSC.1984.1052231"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] C.C. Lee, <i>et al<\/i>.: \u201cA 12b 70MS\/s SAR ADC with digital startup calibration in 14nm CMOS,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers (2015) 62 (DOI: 10.1109\/vlsic.2015.7231328).","DOI":"10.1109\/VLSIC.2015.7231328"},{"key":"21","unstructured":"[21] F. Kuttner: \u201cA 1.2V 10b 20MSample\/s non-binary successive approximation ADC in 0.13\u00b5m CMOS,\u201d IEEE ISSCC Dig. Tech. Papers (2002) 176 (DOI: 10.1109\/isscc.2002.992181)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] C. Liu: \u201cA 10bit 320MS\/s low-cost SAR ADC for IEEE 802.11ac applications in 20nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2645 (DOI: 10.1109\/jssc.2015.2466475).","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"23","unstructured":"[23] B.P. Ginsburg and A.P. Chandrakasan: \u201cA 500MS\/s 5 b ADC in 65-nm CMOS,\u201d IEEE Symp. VLSI Circuits (2007) 174 (DOI: 10.1109\/jssc.2007.892169)."},{"key":"24","unstructured":"[24] Y.K. Chang, <i>et al<\/i>.: \u201cA 8-bit 500KS\/s low power SAR ADC for bio-medical application,\u201d IEEE ASSCC Dig. Tech. Papers (2007) 228 (DOI: 10.1109\/asscc.2007.4425772)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] C. Liu, \u201cA 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure,\u201d IEEE IEEE J. Solid-State Circuits <b>45<\/b> (2010) 731 (DOI: 10.1109\/jssc.2010.2042254).","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H.S. Lee, <i>et al<\/i>.: \u201cA self-calibration 15bit CMOS A\/D converter,\u201d IEEE J. Solid-State Circuits <b>19<\/b> (1984) 813 (DOI: 10.1109\/jssc.1984.1052231).","DOI":"10.1109\/JSSC.1984.1052231"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Haenzsche, <i>et al<\/i>.: \u201cA 14bit self-calibrating charge redistribution SAR ADC,\u201d IEEE Int. Symp. Circuits Syst. (ISCAS) (2012) 1038 (DOI: 10.1109\/iscas.2012.6271405).","DOI":"10.1109\/ISCAS.2012.6271405"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] D.J. Chang, <i>et al<\/i>.: \u201cNormalized-full-scale-referencing digital-domain linearity calibration for SAR ADC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 322 (DOI: 10.1109\/tcsi.2016.2612692).","DOI":"10.1109\/TCSI.2016.2612692"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] W. Liu, <i>et al<\/i>.: \u201cA 12-bit 45-MS\/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2661 (DOI: 10.1109\/jssc.2011.2163556).","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] D. Zhang and A. Alvandpour: \u201cAnalysis and calibration of nonbinaryweighted capacitive DAC for high-resolution SAR ADCs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 666 (DOI: 10.1109\/tcsii.2014.2331111).","DOI":"10.1109\/TCSII.2014.2331111"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/2\/21_20.20230544\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:50:01Z","timestamp":1715575801000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/2\/21_20.20230544\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230544","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,25]]},"article-number":"20.20230544"}}