{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:37:33Z","timestamp":1769920653406,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,2,10]]},"DOI":"10.1587\/elex.20.20230555","type":"journal-article","created":{"date-parts":[[2023,12,27]],"date-time":"2023-12-27T22:12:36Z","timestamp":1703715156000},"page":"20230555-20230555","source":"Crossref","is-referenced-by-count":1,"title":["SFLL-AD: a self-adaptive and secure logic locking"],"prefix":"10.1587","volume":"21","author":[{"given":"Ning","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Micro-Nano Electronics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Micro-Nano Electronics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Rostami, <i>et al<\/i>.: \u201cA primer on hardware security: models, methods, and metrics,\u201d Proc. IEEE <b>102<\/b> (2014) 1283 (DOI: 10.1109\/JPROC.2014.2335155).","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] R. Karri, <i>et al<\/i>.: \u201cTrustworthy hardware: identifying and classifying hardware Trojans,\u201d Computer <b>43<\/b> (2010) 39 (DOI: 10.1109\/MC.2010.299).","DOI":"10.1109\/MC.2010.299"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Kammerstetter, <i>et al<\/i>.: \u201cBreaking integrated circuit device security through test mode silicon reverse engineering,\u201d ACM SIGSAC Conference on Computer and Communications Security (2014) 549 (DOI: 10.1145\/2660267.2660301).","DOI":"10.1145\/2660267.2660301"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Subramanyan, <i>et al<\/i>.: \u201cReverse engineering digital circuits using functional analysis,\u201d 2013 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) 1277 (DOI: 10.7873\/DATE.2013.264).","DOI":"10.7873\/DATE.2013.264"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Torrance and D. James: \u201cThe state-of-the-art in semiconductor reverse engineering,\u201d 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC) (2011) 333 (DOI: 10.1145\/2024724.2024805).","DOI":"10.1145\/2024724.2024805"},{"key":"6","unstructured":"[6] R. Jarvis and M. McIntyre: US Patent 7,195,931 (2007)."},{"key":"7","unstructured":"[7] A. Kahng, <i>et al<\/i>.: \u201cWatermarking techniques for intellectual property protection,\u201d Proc. 1998 Design and Automation Conference (35th DAC) (Cat. no.98CH36175) (1998) 776 (DOI: 10.1145\/277044.277240)."},{"key":"8","unstructured":"[8] J. Baukus, <i>et al<\/i>.: US Patent 20120139582 (2012)."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Li, <i>et al<\/i>.: \u201cProvably secure camouflaging strategy for IC protection,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>38<\/b> (2019) 1399 (DOI: 10.1109\/TCAD.2017.2750088).","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"10","unstructured":"[10] \u201cMaxim Integrated DeepCover security manager for low-voltage operation with 1KB secure memory and programmable tamper hierarchy\u201d (2010) https:\/\/www.maximintegrated.com\/en\/products\/embedded-security\/security-managers\/DS3660.html."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Rajendran, <i>et al<\/i>.: \u201cSecurity analysis of logic obfuscation,\u201d 2012 DAC Design Automation Conference (2012) 83 (DOI: 10.1145\/2228360.2228377).","DOI":"10.1145\/2228360.2228377"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Roy, <i>et al<\/i>.: \u201cEPIC: ending piracy of integrated circuits,\u201d 2008 Design, Automation and Test in Europe (2008) 1069 (DOI: 10.1109\/DATE.2008.4484823).","DOI":"10.1109\/DATE.2008.4484823"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] P. Subramanyan, <i>et al<\/i>.: \u201cEvaluating the security of logic encryption algorithms,\u201d 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2015) 137 (DOI: 10.1109\/HST.2015.7140252).","DOI":"10.1109\/HST.2015.7140252"},{"key":"14","unstructured":"[14] M. Mohamed, <i>et al<\/i>.: \u201cIntegrated circuit (IC) decamouflaging: reverse engineering camouflaged ICs within minutes,\u201d Network and Distributed System Security Symposium (2015) 14 (DOI: 10.14722\/ndss.2015.23218)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Yasin, <i>et al<\/i>.: \u201cSARLock: SAT attack resistant logic locking,\u201d 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2016) 236 (DOI: 10.1109\/HST.2016.7495588).","DOI":"10.1109\/HST.2016.7495588"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Xie and A. Srivastava: \u201cAnti-SAT: mitigating SAT attack on logic locking,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>38<\/b> (2019) 199 (DOI: 10.1109\/TCAD.2018.2801220).","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Yasin, <i>et al<\/i>.: \u201cSecurity analysis of Anti-SAT,\u201d 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2017) 342 (DOI: 10.1109\/ASPDAC.2017.7858346).","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Yasin, <i>et al<\/i>.: \u201cWhat to lock?: functional and parametric locking,\u201d Great Lakes Symposium on VLSI (2017) 351 (DOI: 10.1145\/3060403.3060492).","DOI":"10.1145\/3060403.3060492"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Yasin, <i>et al<\/i>.: \u201cProvably-secure logic locking: from theory to practice,\u201d ACM\/SIGSAC Conference on Computer (2017) 1601 (DOI: 10.1145\/3133956.3133985).","DOI":"10.1145\/3133956.3133985"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] N. Limaye, <i>et al<\/i>.: \u201cValkyrie: vulnerability assessment tool and attack for provably-secure logic locking techniques,\u201d IEEE Trans. Inf. Forensics Security <b>17<\/b> (2022) 744 (DOI: 10.1109\/TIFS.2022.3149147).","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A. Sengupta, <i>et al<\/i>.: \u201cATPG-based cost-effective, secure logic locking,\u201d 2018 IEEE 36th VLSI Test Symposium (VTS) (2018) 1 (DOI: 10.1109\/VTS.2018.8368625).","DOI":"10.1109\/VTS.2018.8368625"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P. Tuyle, <i>et al<\/i>.: \u201cRead-proof hardware from protective coatings,\u201d International Conference on Cryptographic Hardware and Embedded Systems (2006) 369.","DOI":"10.1007\/11894063_29"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Liang, <i>et al<\/i>.: \u201cSILL: preventing structural attack for logic locking,\u201d IEICE Electronics Express <b>20<\/b> (2022) 20220512 (DOI: 10.1587\/elex.19.20220512).","DOI":"10.1587\/elex.19.20220512"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Fujita, <i>et al<\/i>.: \u201cAn approach to approximate computing: Logic transformations for one-minterm changes in specification,\u201d 2017 IEEE International High Level Design Validation and Test Workshop (HLDVT) (2017) 91 (DOI: 10.1109\/HLDVT.2017.8167469).","DOI":"10.1109\/HLDVT.2017.8167469"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A.M. Gharehbaghi and M. Fujita: \u201cA new approach for debugging logic circuits without explicitly debugging their functionality,\u201d ATS (2016) (DOI: 10.1109\/ATS.2016.54).","DOI":"10.1109\/ATS.2016.54"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Yasin, <i>et al<\/i>.: <i>Trustworthy Hardware Design: Combinational Logic Locking Techniques<\/i> (Springer Publishing Company, Incorporated, 2019) 1st ed. 18 (DOI: 10.1007\/978-3-030-15334-2).","DOI":"10.1007\/978-3-030-15334-2_3"},{"key":"27","unstructured":"[27] Y. Muhammad, <i>et al<\/i>.: \u201cEvolution of logic locking,\u201d IFIP\/IEEE International Conference on Very Large Scale Integration (2017) 1 (DOI: 10.1109\/VLSI-SoC.2017.8203496)."},{"key":"28","unstructured":"[28] Z. Han, <i>et al<\/i>.: \u201cDoes logic locking work with eda tools?,\u201d USENIX Security <b>21<\/b> (2021) 1055."},{"key":"29","unstructured":"[29] F. Brglez, <i>et al<\/i>.: \u201cA neural netlist of 10 combinational benchmark circuits,\u201d Proc. IEEE ISCAS: Special Session on ATPG and Fault Simulation (1985) 151."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] L. de Moura and N. Bj\u00f8rner: \u201cZ3: an efficient SMT solver,\u201d 14th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (2008) 337 (DOI: 10.1007\/978-3-540-78800-3_24).","DOI":"10.1007\/978-3-540-78800-3_24"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/3\/21_20.20230555\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,10]],"date-time":"2024-02-10T03:25:29Z","timestamp":1707535529000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/3\/21_20.20230555\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,10]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.20.20230555","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2,10]]},"article-number":"20.20230555"}}