{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T11:10:29Z","timestamp":1767611429554,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,2,25]]},"DOI":"10.1587\/elex.21.20230579","type":"journal-article","created":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:10:55Z","timestamp":1705961455000},"page":"20230579-20230579","source":"Crossref","is-referenced-by-count":3,"title":["Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs"],"prefix":"10.1587","volume":"21","author":[{"given":"Dong","family":"Yang","sequence":"first","affiliation":[{"name":"Zhengzhou Key Laboratory of Electronic Information Functional Materials and Devices, Huanghe Science and Technology College"}]},{"given":"Jianwu","family":"Li","sequence":"additional","affiliation":[{"name":"Zhengzhou Key Laboratory of Electronic Information Functional Materials and Devices, Huanghe Science and Technology College"},{"name":"Advanced Technology Research Institute, Beijing Institute of Technology"}]},{"given":"Guocun","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Qirui","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Xi","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Zirui","family":"Dai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Zixian","family":"Hou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]},{"given":"Xiaoran","family":"Li","sequence":"additional","affiliation":[{"name":"Advanced Technology Research Institute, Beijing Institute of Technology"},{"name":"School of Integrated Circuits and Electronics, Beijing Institute of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Jaiswal, <i>et al<\/i>.: \u201cTransfer learning with l2 norm regularization for classifying static two hand hindi sign language gestures,\u201d 2020 IEEE 9th International Conference on Communication Systems and Network Technologies (CSNT) (2020) 44 (DOI: 10.1109\/csnt48778.2020.9115767).","DOI":"10.1109\/CSNT48778.2020.9115767"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M.J. Cheok, et al.: \u201cA review of hand gesture and sign language recognition techniques,\u201d International Journal of Machine Learning and Cybernetics <b>10<\/b> (2019) 131 (DOI: 10.1007\/s13042-017-0705-5).","DOI":"10.1007\/s13042-017-0705-5"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Z. Liang, <i>et al<\/i>.: \u201cSign language translation: a survey of approaches and techniques,\u201d Electronics <b>12<\/b> (2023) 2678 (DOI: 10.3390\/electronics12122678).","DOI":"10.3390\/electronics12122678"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A.S.M. Miah, <i>et al<\/i>.: \u201cMulti-stream general and graph-based deep neural networks for skeleton-based sign language recognition,\u201d Electronics <b>12<\/b> (2023) 2841 (DOI: 10.3390\/electronics12132841).","DOI":"10.3390\/electronics12132841"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Naranjo-Zeled\u00f3n, <i>et al<\/i>.: \u201cA systematic mapping of translation-enabling technologies for sign languages,\u201d Electronics <b>8<\/b> (2019) 1047 (DOI: 10.3390\/electronics8091047).","DOI":"10.3390\/electronics8091047"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C.I. Park and C.B. Sohn: \u201cData augmentation for human keypoint estimation deep learning based sign language translation,\u201d Electronics <b>9<\/b> (2020) 1257 (DOI: 10.3390\/electronics9081257).","DOI":"10.3390\/electronics9081257"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] W. Rawat and Z. Wang: \u201cDeep convolutional neural networks for image classification: A comprehensive review,\u201d Neural Computation <b>29<\/b> (2017) 2352 (DOI: 10.1162\/neco_a_00990).","DOI":"10.1162\/neco_a_00990"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Yu, <i>et al<\/i>.: \u201cConvolutional neural networks for hyperspectral image classification,\u201d Neurocomputing <b>219<\/b> (2017) 88 (DOI: 10.1016\/j.neucom.2016.09.010).","DOI":"10.1016\/j.neucom.2016.09.010"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z. Xue, <i>et al<\/i>.: \u201cTool wear state recognition based on one-dimensional convolutional channel attention,\u201d Micromachines <b>14<\/b> (2023) 1983 (DOI: 10.3390\/mi14111983).","DOI":"10.3390\/mi14111983"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Wang, <i>et al<\/i>.: \u201cMEMS devices-based hand gesture recognition via wearable computing,\u201d Micromachines <b>14<\/b> (2023) 947 (DOI: 10.3390\/mi14050947).","DOI":"10.3390\/mi14050947"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Zhang, <i>et al<\/i>.: \u201cDeep convolutional neural network for eeg-based motor decoding,\u201d Micromachines <b>13<\/b> (2022) 1485 (DOI: 10.3390\/mi13091485).","DOI":"10.3390\/mi13091485"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] P. Zhang, <i>et al<\/i>.: \u201cResearch on lower limb step speed recognition method based on electromyography,\u201d Micromachines <b>14<\/b> (2023) 546 (DOI: 10.3390\/mi14030546).","DOI":"10.3390\/mi14030546"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Z.-Q. Zhao, <i>et al<\/i>.: \u201cObject detection with deep learning: A review,\u201d IEEE Trans. Neural Netw. Learn. Syst. <b>30<\/b> (2019) 3212. (DOI: 10.1109\/tnnls.2018.2876865).[Online]. Available: https:\/\/doi.org\/10.1109\/tnnls.2018.2876865","DOI":"10.1109\/TNNLS.2018.2876865"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. He, <i>et al<\/i>.: \u201cDeep residual learning for image recognition,\u201d Proc. IEEE Conference on Computer Vision and Pattern Recognition (2016) 770 (DOI: 10.1109\/cvpr.2016.90).","DOI":"10.1109\/CVPR.2016.90"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] L. Wen, <i>et al<\/i>.: \u201cA transfer convolutional neural network for fault diagnosis based on ResNet-50,\u201d Neural Computing and Applications <b>32<\/b> (2020) 6111 (DOI: 10.1007\/s00521-019-04097-w).","DOI":"10.1007\/s00521-019-04097-w"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Wang, <i>et al<\/i>.: \u201cPair-HMM accelerator based on non-cooperative structure,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190402 (DOI: 10.1587\/elex.16.20190402).","DOI":"10.1587\/elex.16.20190402"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H. Jia, <i>et al<\/i>.: \u201cAn FPGA-based accelerator for deep neural network with novel reconfigurable architecture,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210012 (DOI: 10.1587\/elex.18.20210012).","DOI":"10.1587\/elex.18.20210012"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Zou, <i>et al<\/i>.: \u201cHigh performance sparse matrix-vector multiplication on FPGA,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130529 (DOI: 10.1587\/elex.10.20130529).","DOI":"10.1587\/elex.10.20130529"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] F. Liu, <i>et al<\/i>.: \u201cCASSANN-v2: A high-performance CNN accelerator architecture with on-chip memory self-adaptive tuning,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220124 (DOI: 10.1587\/elex.19.20220124).","DOI":"10.1587\/elex.19.20220124"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Guo, <i>et al<\/i>.: \u201cA deeply-pipelined FPGA-based SpMV accelerator with a hardware-friendly storage scheme,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150161 (DOI: 10.1587\/elex.12.20150161).","DOI":"10.1587\/elex.12.20150161"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X.T. Nguyen, <i>et al<\/i>.: \u201cAn FPGA approach for high-performance multi-match priority encoder,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160447 (DOI: 10.1587\/elex.13.20160447).","DOI":"10.1587\/elex.13.20160447"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Hou, <i>et al<\/i>.: \u201cA lightweight and secure-enhanced Strong PUF design on FPGA,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190695 (DOI: 10.1587\/elex.16.20190695).","DOI":"10.1587\/elex.16.20190695"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J.J. Garcia-Hernandez, <i>et al<\/i>.: \u201cEfficient implementation of the RDM-QIM algorithm in an FPGA,\u201d IEICE Electron. Express <b>6<\/b> (2009) 1064 (DOI: 10.1587\/elex.6.1064).","DOI":"10.1587\/elex.6.1064"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] C. Lin, <i>et al<\/i>.: \u201cAn exponential function accelerator with radix-16 algorithm for spiking neural networks,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20220393 (DOI: 10.1587\/elex.19.20220393).","DOI":"10.1587\/elex.19.20220393"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S.R.S. Raihan and N.A. Rahim: \u201cFPGA-based PWM for three-phase SEPIC rectifier,\u201d IEICE Electron. Express <b>7<\/b> (2010) 1335 (DOI: 10.1587\/elex.7.1335).","DOI":"10.1587\/elex.7.1335"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J.G. Lee, <i>et al<\/i>.: \u201c472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device,\u201d <i>IEICE Electron. Express<\/i> <b>8<\/b> (2011) 676 (DOI: 10.1587\/elex.8.676).","DOI":"10.1587\/elex.8.676"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] X. Xue, <i>et al<\/i>.: \u201cNovel 2T programmable element to improve density and performance of FPGA,\u201d IEICE Electron. Express <b>8<\/b> (2011) 454 (DOI: 10.1587\/elex.8.454).","DOI":"10.1587\/elex.8.454"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S.P. Priyal and P.K. Bora: \u201cA study on static hand gesture recognition using moments,\u201d 2010 International Conference on Signal Processing and Communications (SPCOM) (2010) 1 (DOI: 10.1109\/spcom.2010.5560535).","DOI":"10.1109\/SPCOM.2010.5560535"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Wang, <i>et al<\/i>.: \u201cThe inference operation optimization of an improved LeNet-5 convolutional neural network and its FPGA hardware implementation,\u201d 2022 International Conference on Cloud Computing, Big Data and Internet of Things (3CBIT) (2022) 297 (DOI: 10.1109\/3CBIT57391.2022.00068).","DOI":"10.1109\/3CBIT57391.2022.00068"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Jaiswal, <i>et al<\/i>.: \u201cFPGA based implementation of binarized neural network for sign language application,\u201d 2021 IEEE International Symposium on Smart Electronic Systems (iSES) (2021) 303 (DOI: 10.1109\/iSES52644.2021.00077).","DOI":"10.1109\/iSES52644.2021.00077"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] D. Shan, <i>et al<\/i>.: \u201cA CNN accelerator on FPGA with a flexible structure,\u201d 2020 5th International Conference on Computational Intelligence and Applications (ICCIA)(2020) 211 (DOI: 10.1109\/ICCIA49625.2020.00047).","DOI":"10.1109\/ICCIA49625.2020.00047"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/4\/21_21.20230579\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:50:40Z","timestamp":1715575840000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/4\/21_21.20230579\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,25]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20230579","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,2,25]]},"article-number":"21.20230579"}}