{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:27:26Z","timestamp":1742401646904},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,2,10]]},"DOI":"10.1587\/elex.21.20230587","type":"journal-article","created":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T22:12:22Z","timestamp":1706220742000},"page":"20230587-20230587","source":"Crossref","is-referenced-by-count":2,"title":["Design of memristor-based combinational logic circuits"],"prefix":"10.1587","volume":"21","author":[{"given":"Zeheng","family":"Tao","sequence":"first","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuanyang","family":"Sun","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Wan","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojuan","family":"Lian","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Chua: \u201cMemristor--the missing circuit element,\u201d IEEE Trans. Circuit Theory <b>18<\/b> (1971) 507 (DOI: 10.1109\/tct.1971.1083337).","DOI":"10.1109\/TCT.1971.1083337"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D.B. Strukov, <i>et al<\/i>.: \u201cThe missing memristor found,\u201d Nature <b>453<\/b> (2008) 80 (DOI: 10.1038\/nature06932).","DOI":"10.1038\/nature06932"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Li, <i>et al<\/i>.: \u201cTuning the resistive switching in tantalum oxide-based memristors by annealing,\u201d AIP Adv. <b>10<\/b> (2020) 065112 (DOI: 10.1063\/5.0004722).","DOI":"10.1063\/5.0004722"},{"key":"4","unstructured":"[4] S.G. Byeon and Y. Tzeng: \u201cHigh performance sputtered\/anodized tantalum oxide capacitors,\u201d International Electron Devices Meeting (Technical Digest) (1988) (DOI: 10.1109\/IEDM.1988.32914)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Heisig, <i>et al<\/i>.: \u201cChemical structure of conductive filaments in tantalum oxide memristive devices and its implications for the formation mechanism,\u201d Adv. Electron. Mater. <b>8<\/b> (2022) 2100936 (DOI: 10.1002\/aelm.202100936).","DOI":"10.1002\/aelm.202100936"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.H. Lee, <i>et al<\/i>.: \u201cQuantitative, dynamic TaOx memristor\/resistive random access memory model,\u201d ACS Appl. Electron. Mater. <b>2<\/b> (2020) 701 (DOI: 10.1021\/acsaelm.9b00792).","DOI":"10.1021\/acsaelm.9b00792"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M.-J. Lee, <i>et al<\/i>.: \u201cReliable multivalued conductance states in TaOx memristors through oxygen plasma-assisted electrode deposition with in situ-biased conductance state transmission electron microscopy analysis,\u201d ACS Appl. Mater. Interfaces <b>10<\/b> (2018) 29757 (DOI: 10.1021\/acsami.8b09046).","DOI":"10.1021\/acsami.8b09046"},{"key":"8","unstructured":"[8] S. Kvatinsky, <i>et al<\/i>.: \u201cMRL--memristor ratioed logic,\u201d 2012 13th Int. Workshop Cell. Nanoscale Netw. and their Applications (2012) 1 (DOI: 10.1109\/CNNA.2012.6331426)."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] B. Hoffer, <i>et al<\/i>.: \u201cExperimental demonstration of memristor-aided logic (MAGIC) using valence change memory (VCM),\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 3115 (DOI: 10.1109\/TED.2020.3001247).","DOI":"10.1109\/TED.2020.3001247"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Siemon, <i>et al<\/i>.: \u201cStateful three-input logic with memristive switches,\u201d Sci. Rep. <b>9<\/b> (2019) 14618 (DOI: 10.1038\/s41598-019-51039-6).","DOI":"10.1038\/s41598-019-51039-6"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Huang, <i>et al<\/i>.: \u201cEffect of temperature on analog memristor in neuromorphic computing,\u201d IEEE Trans. Electron Devices <b>69<\/b> (2022) 6102 (DOI: 10.1109\/TED.2022.3207710).","DOI":"10.1109\/TED.2022.3207710"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Saleem, <i>et al<\/i>.: \u201cTransformation of digital to analog switching in TaOx-based memristor device for neuromorphic applications,\u201d Appl. Phys. Lett. <b>118<\/b> (2021) 112103 (DOI: 10.1063\/5.0041808).","DOI":"10.1063\/5.0041808"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A.A. Chien and V. Karamcheti: \u201cMoore\u2019s law: the first ending and a new beginning,\u201d Computer <b>46<\/b> (2013) 48 (DOI: 10.1109\/MC.2013.431).","DOI":"10.1109\/MC.2013.431"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Kim, <i>et al<\/i>.: \u201cFilamentary and interface-type memristors based on tantalum oxide for energy-efficient neuromorphic hardware,\u201d ACS Appl. Mater. Interfaces <b>14<\/b> (2022) 44561 (DOI: 10.1021\/acsami.2c12296).","DOI":"10.1021\/acsami.2c12296"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Kvatinsky, <i>et al<\/i>.: \u201cTEAM: ThrEshold adaptive memristor model,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 211 (DOI: 10.1109\/tcsi.2012.2215714).","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J.P. Strachan, <i>et al<\/i>.: \u201cState dynamics and modeling of tantalum oxide memristors,\u201d IEEE Trans. Electron Devices <b>60<\/b> (2013) 2194 (DOI: 10.1109\/TED.2013.2264476).","DOI":"10.1109\/TED.2013.2264476"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Kvatinsky, <i>et al<\/i>.: \u201cVTEAM: a general model for voltage-controlled memristors,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 786 (DOI: 10.1109\/TCSII.2015.2433536).","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Bengel, <i>et al<\/i>.: \u201cVariability-aware modeling of filamentary oxide-based bipolar resistive switching cells using SPICE level compact models,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 4618 (DOI: 10.1109\/TCSI.2020.3018502).","DOI":"10.1109\/TCSI.2020.3018502"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Zanotti, <i>et al<\/i>.: \u201cComprehensive physics-based RRAM compact model including the effect of variability and multi-level random telegraph noise,\u201d Microelectron. Eng. <b>266<\/b> (2022) 111886 (DOI: 10.1016\/j.mee.2022.111886).","DOI":"10.1016\/j.mee.2022.111886"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Lian, <i>et al<\/i>.: \u201cCharacteristics and transport mechanisms of triple switching regimes of TaO<sub>x<\/sub> memristor,\u201d Appl. Phys. Lett. <b>110<\/b> (2017) 173504 (DOI: 10.1063\/1.4982593).","DOI":"10.1063\/1.4982593"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Lian, <i>et al<\/i>.: \u201cReset switching statistics of TaOx-based Memristor,\u201d J. Electroceramics <b>39<\/b> (2017) 132 (DOI: 10.1007\/s10832-017-0094-x).","DOI":"10.1007\/s10832-017-0094-x"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] C. Sung, <i>et al<\/i>.: \u201cInvestigation of <i>I<\/i>-<i>V<\/i> Linearity in TaO<sub>x<\/sub>-based RRAM devices for neuromorphic applications,\u201d IEEE J. Electron Devices Soc. <b>7<\/b> (2019) 404 (DOI: 10.1109\/JEDS.2019.2902653).","DOI":"10.1109\/JEDS.2019.2902653"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Woo, <i>et al<\/i>.: \u201cLinking conductive filament properties and evolution to synaptic behavior of RRAM devices for neuromorphic applications,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 1220 (DOI: 10.1109\/LED.2017.2731859).","DOI":"10.1109\/LED.2017.2731859"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Lian, <i>et al<\/i>.: \u201cMulti-scale quantum point contact model for filamentary conduction in resistive random access memories devices,\u201d J. Appl. Phys. <b>115<\/b> (2014) 244507 (DOI: 10.1063\/1.4885419).","DOI":"10.1063\/1.4885419"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Long, <i>et al<\/i>.: \u201cVoltage and power-controlled regimes in the progressive unipolar RESET transition of HfO<sub>2<\/sub>-based RRAM,\u201d Sci. Rep. <b>3<\/b> (2013) 2929 (DOI: 10.1038\/srep02929).","DOI":"10.1038\/srep02929"},{"key":"26","unstructured":"[26] J. Sune and E. Miranda: \u201cPost soft breakdown conduction in SiO\/sub<sub>2<\/sub>\/ gate oxides,\u201d International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. no.00CH37138) (2000) (DOI: 10.1109\/iedm.2000.904373)."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] X. Cartoix\u00e0, <i>et al<\/i>.: \u201cTransport properties of oxygen vacancy filaments in metal\/crystalline or amorphous HfO<sub>2<\/sub>\/metal structures,\u201d Phys. Rev. B. <b>86<\/b> (2012) (DOI: 10.1103\/physrevb.86.165445).","DOI":"10.1103\/PhysRevB.86.165445"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] E.N. Bogachek, <i>et al<\/i>.: \u201cNonlinear magnetoconductance of nanowires,\u201d Phys. Rev. B <b>56<\/b> (1997) 14917 (DOI: 10.1103\/physrevb.56.14917).","DOI":"10.1103\/PhysRevB.56.14917"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] L.O. Chua and S.M. Kang: \u201cMemristive devices and systems,\u201d Proc. IEEE <b>64<\/b> (1976) 209 (DOI: 10.1109\/proc.1976.10092).","DOI":"10.1109\/PROC.1976.10092"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Zanotti, <i>et al<\/i>.: \u201cReliability-aware design strategies for stateful logic-in-memory architectures,\u201d IEEE Trans. Device Mater. Reliab. <b>20<\/b> (2020) 278 (DOI: 10.1109\/TDMR.2020.2981205).","DOI":"10.1109\/TDMR.2020.2981205"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Mandal, <i>et al<\/i>.: \u201cDesign of Memristor--CMOS based logic gates and logic circuits,\u201d 2019 2nd International Conference on Innovations in Electronics, Signal Processing and Communication (IESC) (2019) 215 (DOI: 10.1109\/IESPC.2019.8902355).","DOI":"10.1109\/IESPC.2019.8902355"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] R. Gharpinde, <i>et al<\/i>.: \u201cA scalable in-memory logic synthesis approach using memristor crossbar,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 355 (DOI: 10.1109\/TVLSI.2017.2763171).","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] K.A. Ali, <i>et al<\/i>.: \u201cHybrid memristor--CMOS implementation of combinational logic based on X-MRL,\u201d Electronics <b>10<\/b> (2021) 1018 (DOI: 10.3390\/electronics10091018).","DOI":"10.3390\/electronics10091018"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/3\/21_21.20230587\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,10]],"date-time":"2024-02-10T03:26:15Z","timestamp":1707535575000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/3\/21_21.20230587\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2,10]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20230587","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2,10]]},"article-number":"21.20230587"}}